å®å®èªç©ºç 究éçºæ©æ§ï¼ä»¥ä¸ãJAXAï¼ã¨æ ªå¼ä¼ç¤¾QPSç 究æï¼ä»¥ä¸ãQPSç 究æï¼ã¯QPS-SAR 6å·æ©ãã¢ããã«-â ¢ãã«æè¼ãããFPGA (Field Programmable Gate Array)ãç¨ãããè»éä¸ç»ååè£ ç½®ãï¼ä»¥ä¸ãæ¬è£ ç½®ï¼ã«ããã¦ãåæéå£ã¬ã¼ãï¼SARï¼ï¼æ³¨1ï¼ãã¼ã¿ã®è»éä¸ã§ã®ç»ååã«æåãããã¾ããã æ¬è£ ç½®ã¯ãå¾æ¥ã¯å°ä¸ã®è¨ç®æ©ã§è¡ã£ã¦ãããã¼ã¿å¦çããé«éå¦çãå¯è½ãªFPGAã«é©ããã¢ã«ã´ãªãºã ã«æ¸ãæãã¦ãã¡ã¼ã ã¦ã§ã¢åãããã¨ã«ããè¡ææè¼ç¨ã®è£ ç½®ã¨ãã¦å®ç¾ãããã®ã§ãï¼æ³¨2ï¼ ï¼å³1ï¼ã JAXAã¨QPSç 究æã¯ãæ¬è£ ç½®ã2023å¹´6æ13æ¥ã«æã¡ä¸ãããããã¢ããã«-â ¢ãã«æè¼ããè»éä¸ã§ã®æè¡å®è¨¼ã«ä¿ãå ±åç 究ãè¡ã£ã¦ãã¾ãã ãã®ãã³ããã¢ããã«-â ¢ãã®è»éæå ¥å¾ã®åæãã§ãã¯ã®ä¸ç°ã¨ãã¦ããããããè¡æå ã«æ ¼ç´ãã¦ããSARãã¼ã¿ï¼æ³¨3ï¼
{{#tags}}- {{label}}
{{/tags}}