@Vengineerã®æ¯è¨ : Twitter
SystemVerilogã®ä¸çã¸ããããããã¹ã¦ã¯ãSystemC v0.9å ¬éããå§ã¾ã£ã
SystemVerilogã®ä¸çã¸ããããããã¹ã¦ã¯ãSystemC v0.9å ¬éããå§ã¾ã£ã
SystemVerilogãã§ããåãC/C++ã¨Verilog HDLã®æ¥ç¶ã¯PLIã使ã£ã¦å®ç¾ãã¾ããã
ç§ããããããªã¢ããªã±ã¼ã·ã§ã³ãä½ã£ã¦ãå©ç¨ãã¦ãã¾ããã
ç§ããããããªã¢ããªã±ã¼ã·ã§ã³ãä½ã£ã¦ãå©ç¨ãã¦ãã¾ããã
ã¡ãã£ã¨æãããPLI applicationã
PLI based Applicationã¯ãPLIã使ã£ãã¢ããªã±ã¼ã·ã§ã³ãç´¹ä»ãã¦ãã¾ãã
PLI based Applicationã¯ãPLIã使ã£ãã¢ããªã±ã¼ã·ã§ã³ãç´¹ä»ãã¦ãã¾ãã
ã»Analog monitors ã»Digital monitors ã»Clock monitors ã»Power analysis estimator ã»Memory fault injection ã»Debug PLI:
PLIã«é¢ãã¦ã¯ãVerilog PLI tutorialãããã§ããã
ãã¨æ¸ç±ãªãããªãã¨ãã£ã¦ã
The Verilog PLI Handbookã§ããããããã¯åçæ¬ãæã£ã¦ãã¾ãã
ããã¦ãPrinciples of Verilog PLIã§ãããã¡ããæã£ã¦ãã¾ãã
æ´æ¸ã®ãã¼ãã«ãã¼ãªã®ã§çµæ§é«ããã§ãããã
The Verilog PLI Handbookã§ããããããã¯åçæ¬ãæã£ã¦ãã¾ãã
ããã¦ãPrinciples of Verilog PLIã§ãããã¡ããæã£ã¦ãã¾ãã
æ´æ¸ã®ãã¼ãã«ãã¼ãªã®ã§çµæ§é«ããã§ãããã