2009-10-01ãã1ã¶æéã®è¨äºä¸è¦§
æ ç»å¥½ãã®æ¯è¨ ä»æã¯ãDVD7æ¬ã«ãGyaO:6æ¬ã ããµã¤ãã¼ããã/HACKERSãã¯ãæãåºãã¢ãã ã£ããã¼ãã ãã¼ããã¡ã¨é§å¨ããã®700æ¥æ¦äºãããããããã£ããã¼ã ãã©ãã¯ãã¹(2004)(GyaO) ã¢ã³ãã¼ã¯ã¼ã«ãï¼ãã®ã³ãº/UNDERWORLD: RISE OF THE LYCANSâ¦
Verification Engineerã®æ¯è¨ : SystemVerilogã®ä¸çã¸ãããã ModelSim AEã§ã¯ãrandomizeé¢æ°ããµãã¼ããã¦ãã¾ããããªã®ã§ãOVMã®ovm_doãã¯ãã使ãã¾ããã ã¯ã¼ã¯ã¢ã©ã¦ã³ãã¨ãã¦ãAll of SystemVerilogã«my_randomizeã使ããã¢ãããã¾ããã ãâ¦
Verification Engineerã®æ¯è¨ : SystemVerilogã®ä¸çã¸ãããã Is "assign_vi" the only way to pass interface to the components from environment??ã®ä¸ã§ ã¡ã³ã¿ã¼ã®Daveãããèå³æ·±ãä¾ãã¢ãããã¦ããã ä¸è¨ã®OVM Forumã®ã¹ã¬ããããã®å¼ç¨ classâ¦
Verification Engineerã®æ¯è¨ ãã¬ã¼ã³ãã¼ã·ã§ã³è³æã® nSys presents: Plug-and-Play the World's Largest Verification IP Portfolio in an OVM Environmentã§ã¯ãnSYS社ã®VIPã«ã¤ãã¦èª¬æãã¦ãã¾ãã æè¿ãããªãã®ç¨®é¡ã®VIPããããã¦ããnSYSã å®ã¯â¦
Verification Engineerã®æ¯è¨ æ¥çµEDAOnlineã®å°å³¶ããããã¾ãã«ãéããã¼ã¹ã§è¨äºãã¢ããããã®ã§ã追ãã¤ããªãããã ã§ã10/23(é)ã®Catapult User Forumã®æå¾ã®äºä¾ã¯ãã«ã·ãªè¨ç®æ©ã®ãé«ä½åæã§ãã£ã¦ãããã¨ï¼æªãã㨠ââC/C++è¨èªã«ããLSIè¨â¦
Verification Engineerã®æ¯è¨ 10/23(é)ã®Catapult User Forumã§ã¯ã DAC2009ã§ã®äºä¾çºè¡¨ï¼ãDAC 2009ãæ¥ç«è£½ä½æãCatapult Cã®é©ç¨äºä¾ãçºè¡¨ï¼440ä¸ã²ã¼ãASICã®ååãåä½åæã¨åãå 容ã®äºä¾ãããã¾ããã è¬æ¼è ã¯ãDAC2009ã¨åãNatori-Sanã§ããâ¦
Verification Engineerã®æ¯è¨ EDA Expressã«ããã¨å¯å£«éä¹å·ãããã¯ã¼ã¯ãã¯ããã¸ã¼ãºãã¡ã³ã¿ã¼ã®é«ä½åæãã¼ã«ãæ¡ç¨ãã¾ããã ããã¦ã10/23(é)ã®Catapult User Forumã§ãã¬ã¹ãªãªã¼ã¹ã«ãã³ã¡ã³ããå¯ãã¦ããå±±ä¸ããã®äºä¾çºè¡¨ãããã¾ããã ãâ¦
æ ç»å¥½ãã®æ¯è¨ èå°ã¯ã1979å¹´(30å¹´å)ã®æ æ¨ççå±±çºã ãã±å°ããæ æ¨ççå±±çºãªãããããªã¤ãããã¼ããã ããããããã®ã¹ã«ã¼ããä»ã¯ããããªããããã®ã¨ãã¯ãã®é·ãã主張ãªãã ããªã¼ã ä»ã¯å対ã«ã¡ãã¼XXããããªã¼ã 俺ã£ã¡ã®è¿ãã«ã³ã³ããâ¦
Verification Engineerã®æ¯è¨ ã¡ã³ã¿ã¼ã®ããã°ï¼Thomas Bollaertâs Blog A Rythmic Measure of Successã§ã¯ã STmicroelectronicsã®äºä¾ãè¼ã£ã¦ãã¾ãã PDFãã¡ã¤ã«ã¯ãCatapult C Synthesis Shines a Light on STMicroelectronics Imaging Challenges ãâ¦
Verification Engineerã®æ¯è¨ ãã¬ã¼ã³ãã¼ã·ã§ã³è³æã®Fujitsu Labs presents: Improve Verification Productivity and Quality using OVM AMIQ presents: OVM Support in DVT Eclipseã§ã¯ãEDA Forumã®å 容ã®DACçã§ãã å½ç¶ãè±èªã§ããããã¼ãè±èªã§ãâ¦
Verification Engineerã®æ¯è¨ OVM Worldã«OVM World DAC Booth Presentations Now Availableã¨ãã¦ãã¬ã¼ã³ãã¼ã·ã§ã³è³æãã¢ããããã¾ããã ãã ããOVM Roadmap以å¤ã¯OVM Worldã«ãã°ã¤ã³ãå¿ è¦ã ãã¬ã¼ã³ãã¼ã·ã§ã³è³æã®AMIQ presents: OVM Support â¦
Verification Engineerã®æ¯è¨ 11æ6æ¥(é)ã«æ°æ¨ªæµå½éããã« å館ã§Cynthesizer ã¦ã¼ã¶ã¼äº¤æµä¼2009ãéå¬ããã¾ãã ã¦ã¼ã¶äºä¾ã¯ã2件 ãé«ä½è¨è¨ææ³ç¢ºç«ã¸ã®åãçµã¿ ï½å¾æ¥è¨è¨ææ³ã¨ã®èåãç®æãã¦ï½ã ãDMPã°ã©ãã£ãã¯ã¹ã½ãªã¥ã¼ã·ã§ã³ã«ãããAâ¦
Verification Engineerã®æ¯è¨ ä¾é¡ã®IP-XACTãã¡ã¤ã«ã«å¯¾ãã¦ãOVMã®ã¯ã©ã¹ã¯æ¬¡ã®ããã«å¯¾å¿ãã¦ããããã§ãã ãããé層ããã®<spirit:name>rgm_example_rdb</spirit:name> => class rgm_example_rdb extends rgm_rdb ãããé層ããã®<spirit:memoryMaps> <spirit:memoryMap> <spirit:name>xa0</spirit:name> <spirit:vendorExtensions> <vendorExtensions:type>xbus_am</vendorextensions:type></spirit:vendorextensions></spirit:memorymap></spirit:memorymaps>
æ ç»å¥½ãã®æ¯è¨ ãµã¤ãã¼ããã/HACKERS(1995)<æª>ï¼DVD) ãã®æ ç»ã ããã¹ãã¬ã¼ããªå¦»ãã¡ãã®ãªãããå½¹ãã§ãªã·ãã£ã»ãããã³(Felicity Huffman)ãæåã®å¼è·å£«å½¹ã§ã»ãã®å°ãã ãåºã¦ãã¾ãã å§ã¾ãã®ããããã«ã¯è¼ã£ã¦ãã¾ããã§ããã(çµããã«ã¯â¦
Verification Engineerã®æ¯è¨ ModelSimã«ã¯ããããããªãã¼ã¸ã§ã³ãããã¾ãã åãã¼ã¸ã§ã³ã«ã¤ãã¦ãç°¡åã§ã¯ããã¾ãããAll of SystemVerilogã«ç°¡åã§ã¯ããã¾ãããã¾ã¨ãã¦ã¿ã¾ããã æ¤è¨¼ãVerificationãMentor
Verification Engineerã®æ¯è¨ Synopsysã®Synphonyã®çºè¡¨ã«å¯¾ãã¦ãã±ã¤ãã³ã¹ã®ããã°ã§ã¯ãæè¿ã®æåã示ãã¦ãã¾ãã Synopsysâ âSynphonyâ Announcement â Welcome to the Party! ãã¼ãã£ã«ããããï¼ã¨ããã¾ããã Cãã¼ã¹è¨èªãå ¥åã¨ããCadenceã®Câ¦
Verification Engineerã®æ¯è¨ JSNUG2009ã® A-1 ï¼âThe brand new methodologyâ ç»å ´ï¼ çã®HW/SWå調æ¤è¨¼ãå®ç¾ãã âã·ã¹ãã ã»ãããã¿ã¤ãã³ã°â ã®ä¸ã§ã VMM-RP : Rapid Prototyping VMM-SP : System Prototyping ããªãªã¼ã¹ããäºå®ã§ããã¨ããçºè¡¨ãâ¦
Verification Engineerã®æ¯è¨ æè¿ããXXXåãã¨ããè¨èãæ¸ç±ããã¼ã¯ã¼ãã®ããã§ããã æ¬æ¥ã®JSNUG2009ã®ããªãã©ã¢ã® ãã³ã³ãã£ã®ã¥ã©ãã«ã»ã¤ã³ã¿ã¼ã³ãã¯ãã·ã¹ãã åãã¢ãããã£ãã»ãã¹ããã³ãã®æ§ç¯ãã¯ãããªãã©ã¢ã®ãVMMåãã示ãã¢ãã§ãâ¦
Verification Engineerã®æ¯è¨ SynopsysãHLSãã¼ã«ãSynphonyããã¢ãã¦ã³ã¹ããã 1994å¹´5æã®ãBehavioral Compilerã 2000å¹´6æã®ãSystemC Compilerã 3度ç®ã®æ£ç´ã«ãªãã? EDA Online ï¼ ç±³Synopsysãåä½åæã«ååå ¥ï¼ã¾ãã¯MATLABã®Mè¨èªå ¥åçãæâ¦
Verification Engineerã®æ¯è¨ OVPããæ°ããARMã¢ãã«ããªãªã¼ã¹ããã¾ããã New OVP models of popular ARM processor cores freely available ARMv4xM ARMv4 ARMv4TxM ARMv4T ARMv5xM ARMv5 ARMv5TxM ARMv5T ARMv5TExP ARMv5TE ARMv5TEJ. ARM7TDMI, ARM72â¦
Verification Engineerã®æ¯è¨ EDA Expressã« ãDACã®è©±ãå¯å£«éç ãCedarã¨OVMãçµã¿åããã¦æ¤è¨¼å質/æ¤è¨¼å¹çãåä¸ ãã¢ããããã¾ããã ãã®ä¸ã§ãç§ã®ããã°(2009/9/14)ï¼ã¡ã³ã¿ã¼ã®ã»ããã¼(DA Tech Forum 2009)ã OVM ï¼ å¯å£«éç 究æã®äºä¾ãç´¹ä»ãâ¦
Verification Engineerã®æ¯è¨ VMM: The Next Generation Delivering Enhanced Ease-of-use, TLM 2.0 Support and Robust Block-to-top Reuse ã¨ããWebã»ããã¼ã10/13ã«éå¬ããã¾ãã ç¾å¨ãç»é²ä¸ã æ¤è¨¼ãVerificationãSystemVerilogãVMMãVerificatioâ¦
Verification Engineerã®æ¯è¨ VIPã®Contributers(25)ã®æå±ä¼ç¤¾ã¯ã Intel (3) VMM(SNUGãã) Freescale (3) VMMï¼(VMMæ¬ãã) Sun (1) VMM(VCSãªã®ã§) Cisco (1) VMM(VMM Centralãã) Synopsys (4) VMM Mentor (3) OVM Cadence (4) OVM Denali (2) OVM/VMMâ¦
Verification Engineerã®æ¯è¨ OVM WorldããVMM1.1.1 for Questa & IUSããªãªã¼ã¹ããã¾ããã OVM 2.0.2 㨠Accellera VIP Interoperability kitã¨ä¸ç·ã«ä½¿ããã¨ãã§ãã¾ãã æ¤è¨¼ãVerificationãSystemVerilogãVMMãVerification Methodology Manual
Verification Engineerã®æ¯è¨ SNUG Boston 2009ã§ã®MC3 Aglie Programming and MVSIMã® A Giant, Baby Step Forward: Agile Techniques for Hardware Design Neil Johnson, Bryan Morris - XtremeEDA Corp. ã¯ãS/Wæ¥çã§ä¸æãã¼ã ã«ãªã£ãã¢ã¸ã£ã¤ã«ãH/Wâ¦
æ ç»å¥½ãã®æ¯è¨ ç´ï¼ã¶æã¶ãã«ãåå ´ã§è¦³ã¾ããã X-MENã·ãªã¼ãºã®ææ°ä½ã§ãããæåã®ç©èªãX-MEN ORIGINS: WOLVERINEãã ã¾ããä»å¹´ãå¹´é100æ¬ãéæã§ãã¾ããã æªéãæããæ/FALLEN(1997)(GyaO) ãã«ã¿ã®ããããåºç¹/DIE HERBSTZEITLOSEN/LATE Bâ¦
Verification Engineerã®æ¯è¨ EDA Expressã«ããã¨ãAccelleraãOVM/VMMæºæ ã®VIP(æ¤è¨¼IPï¼ã®å©ç¨ã¬ã¤ããçºè¡¨ããããã§ãã ããã¯ã7/14ã®æ¥è¨Accelleraã®Verification IP Groupã§ç´¹ä»ããVerification IP (VIP)ã®ãã¨ã§ãã Verification Intellectual Pâ¦
Verification Engineerã®æ¯è¨ SystemCã¯ã1999å¹´9æã«å ¬éããã10å¹´çµã£ãã å ç¨ãä¹å·ã®ææã§ã話ãããã¬ã¼ã³ãã¼ã·ã§ã³è³æãçºãã¦ãããæ°ãã¤ããã Googleã«èãã¦ã¿ãããEDA Onlineã«å°å³¶ããã®è¨äºãè¦ã¤ããã¾ããã ã·ã¹ãã LSIãCè¨èªï¼C++â¦
Verification Engineerã®æ¯è¨ OVM / VMM 1.1 Interoperability Kitã使ãã°ãOVMã¨VMMãä¸ç·ã«ä½¿ãã¾ãã®ã§ãRALã使ããã¨æãã¾ãã ããã§ãOVMã§RALã使ãä¾ãã¢ããããã¾ããã ec_ovm_env.svãã¡ã¤ã«ã®ec_envã¯ã©ã¹ã®ä¸ã§RALãã©ããã³ã°ããã¯ã©ã¹(eâ¦