2010-02-01ãã1ã¶æéã®è¨äºä¸è¦§
æ ç»å¥½ãã®æ¯è¨ ä»æã¯ã10æ¬(åå ´:1æ¬ãDVD:5æ¬ãGyaO:3æ¬ããã¬ã:1æ¬) G.I.ã¸ã§ã¼/G.I. JOE: THE RISE OF COBRA(2009)(DVD) ãã«ã¼ãã»ãªãã»ã©ã¤ã/PROOF OF LIFE(2000)(GyaO) ããã§ãæãããã«ã»ãã/VICKY CRISTINA BARCELONA(2008)(DVD) æãããâ¦
Verification Engineerã®æ¯è¨ : SystemVerilogã®ä¸çã¸ãããã IEEEãã1800-2009ã®æ£å¼ãªã¢ãã¦ã³ã¹ãããã¾ããã CD-ROMã$325ãPDFã¯$260ãæ¬ã¯ç¡ããªã£ãã®ãï¼ æ¤è¨¼ãVerificationãSystemVerilog
Verification Engineerã®æ¯è¨ DVCon2010ã®Day 2ã®åçãã¢ããããã¾ããã ãã®åç(ãã¬ã¼ã³ãã¼ã·ã§ã³)ãHVLã«é¢ãããã®ã§ãã å¼ç¨ Common Misconceotions ã»HLVs are all the same now ã»Design lanaguage defines the HVL choice ã»Existing VIP defiâ¦
Verification Engineerã®æ¯è¨ : SystemVerilogã®ä¸çã¸ãããã tlm_bindã使ããã¨ã§Exportã«è¤æ°ã®Portãæ¥ç¶ãããã¨ãã§ãããã¨ã¯ãVMM ï¼ tlm_bindã§èª¬æãã¾ããã åããããªãã¨ã¯ãvmm_tlm_b_transport_exportãã¯ãã§ãå¯è½ã§ãã vmm_tlm_b_tranâ¦
Verification Engineerã®æ¯è¨ DVCon2010ã®Day 1ã®åçãæ¨å¹´ã«å¼ãç¶ããã¢ããããã¾ããã UVMã«é¢ããåçã3æãããã¾ãã æ¤è¨¼ãVerification
Verification Engineerã®æ¯è¨ : SystemVerilogã®ä¸çã¸ãããã tlm_bindã¯ãPortã¨Exportãæ¥ç¶ããããã®é¢æ°ã§ãã ä¸æ¹ãtlm_unbindã¯æ¢ã«æ¥ç¶ãã¦ãããã®ã解æ¾ããããã®é¢æ°ã§ãã tlm_unbindã使ããã¨ã§åçã«Portã¨Exportã®æ¥ç¶ãã§ãããã¨ã«ãªâ¦
Verification Engineerã®æ¯è¨ : SystemVerilogã®ä¸çã¸ãããã OVM 2.1 Online Documentã§ãã ãã®ããã¥ã¡ã³ãã¨åããããªãã®ã¯ãNaturalDocs HTML Documentation Generatorã使ããã¨ã§çæãããã¨ãã§ããããã§ãã ãã®ããã«ã¯ãã«ã¯ã¿ã ã®ãªã³ã©â¦
Verification Engineerã®æ¯è¨ DVCon2010ãæææ¥(2/22)ããå§ã¾ãã¾ããã ã±ã¤ãã³ã¹ã®ããã°ã«DVCon "Day 0" - Quick Report From SystemC Dayãã¢ããããã¦ãã¾ãã æ¤è¨¼ãVerification
Verification Engineerã®æ¯è¨ : SystemVerilogã®ä¸çã¸ãããã Accellera VIP Interop Libraryã«å¯¾ããSupplemental kitãå ¬éããã¾ããã OVM-VMM Interoperability Kitã«ä¸æ¸ãããã ãã§ããããã§ãã src/ovm_tlm2atomic_gen.sv src/ovm_tlm2scenarioâ¦
Verification Engineerã®æ¯è¨ : SystemVerilogã®ä¸çã¸ãããã VMM ï¼ Portã¨Exportã§ã¯ãvmm_tlm_b_transport_portã¨vmm_tlm_b_transport_exportã tlm_bindã§æ¥ç¶ãããã¨ã説æãã¾ããã virtual function void connect_ph; m_producer.m_port.tlm_bindâ¦
æ ç»å¥½ãã®æ¯è¨ ä»å¹´ã®æåã®åå ´ã§ã®éè³ã¯ãã¤ã³ãã¯ã¿ã¹ï¼è² ãããè ãã¡(2009)ã ä»å¹´ã®ã¢ã«ããã¼è³ã主æ¼ç·åªè³(Morgan Freeman)ãå©æ¼ç·åªè³Matt Damonããããã¼ãããã¦ãã¾ãã åã¢ããªã«ãèå°ã«ããã³ãã«ã»ãã³ãã©å¤§çµ±é ã¨ã©ã°ãã¼ä¸»å°ã®ç©èªâ¦
Verification Engineerã®æ¯è¨ : SystemVerilogã®ä¸çã¸ãããã Portã¨Exportã¯ãSystemC 2.1ã§å°å ¥ããããã®ãVMM 1.2ã§ã¯ãOSCIã®TLM-2.0ããµãã¼ããã¦ããã®ã§ãPortã¨Exportããµãã¼ããã¦ãã¾ãã ã§ã¯ãã©ã®ãããªè¨è¿°ã«ãªãã®ãï¼ããã説æãã¦ãâ¦
Verification Engineerã®æ¯è¨ : SystemVerilogã®ä¸çã¸ãããã OVPããCPUã¢ãã«ã¨ãã¦ãMISP 1004kã¨74Kã³ã¢ãNEC v850ããªãªã¼ã¹ããã¾ããã Open Virtual Platforms (OVP) Initiative Releases High Performance Models of Advanced MIPS Technologies?â¦
Verification Engineerã®æ¯è¨ : SystemVerilogã®ä¸çã¸ãããã Port/Exportéã§ã®ãã¼ã¿è»¢éã«ã¯ãb_transportã¿ã¹ã¯ã使ãã¾ãã Portå´ã®transportã¿ã¹ã¯ã¨Exportå´ã®b_transportã¿ã¹ã¯ã§ã¯ãå¼æ°ãéãã¾ãã Portå´ã¯ã m_port.b_transport(tx, delay);â¦
Verification Engineerã®æ¯è¨ : SystemVerilogã®ä¸çã¸ãããã JSNUG2010ã®æ¥ç¨ã¯ãæ¢ã«æ±ºã¾ã£ã¦ãã¾ãã10æ15æ¥(é)ã§ãã æ¨å¹´ã¯10/14(æ°´)ã§ããã¯ãä»å¹´ã¯éææ¥ã§ããé±ã®çãä¸ããé±æ«ã®æ¹ã人ã¯éã¾ãã¾ãããï¼ ä»å¹´ã¯ã©ããªäºä¾ãèãããä»ããâ¦
Verification Engineerã®æ¯è¨ : SystemVerilogã®ä¸çã¸ãããã EDAOnlineï¼Virtutechã®ã·ã¹ãã ã»ã¬ãã«ã»ã·ãã¥ã¬ã¼ã¿ï¼Wind Riverã®è£½åã«ããã¨ã ä»å¾ã Simicsãåç¬ã®è£½åã¨ãã¦è²©å£²ãï¼ã¦ã¼ã¶ã¼ã»ãµãã¼ããç¶ããã ã®ããã§ãã æ¤è¨¼ãVerificatioâ¦
Verification Engineerã®æ¯è¨ : SystemVerilogã®ä¸çã¸ãããã ãããè¨è¿°ãOVM-SVã¨ããã¨ãã«ãSystemC TLM-2ã¨ã®æ¥ç¶ã¯ã次ã®ããã«'''connecté¢æ°ã«ã¦è¡ãã¾ãã ml_ovm::connectã使ã£ã¦ãOVM-SVã®ã¤ãã·ã¨ã¼ã¿ãã¼ãã¨OVM-SCã®ã¿ã¼ã²ãããã¼ããæ¥ç¶â¦
Verification Engineerã®æ¯è¨ SynopsysãVaST Systemsã¨CoWareãè²·åããSystemCé åãå¼·åãã¦ãã¾ãã Virtual Platformé¢é£ãç²å¾ãããã¨ã«ãããSoCã«ãããã½ããã¦ã§ã¢ã®æ©æéçºãã§ããç°å¢ãã¦ã¼ã¶ã«å±ãããã¨ãã§ããããã«ãªãã¾ãã Virtual Pâ¦
Verification Engineerã®æ¯è¨ : SystemVerilogã®ä¸çã¸ãããã SystemVerilogç¨ã¨ãã£ã¿(Eclipseãã©ã°ã¤ã³) SVEditorã®0.1.1ãå ¬éããã¾ããã Getting Started with SVEditorãããã¾ãã æ¤è¨¼ãVerificationãSystemVerilogãOVMãOpen Verification Meâ¦
Verification Engineerã®æ¯è¨ DVCon2010ã®2æ22æ¥ã¯ãSystemC Dayã®ããã ã NASCUG 12 Meetingã¨TUTORIAL: The OSCI TLM-2.0 Standard and Synthesis Subsetãéå¬ãããã NASCUGã®Agendaã§ã¯ããã¼ãã¼ãã® Keynote: "ESL: Where We're At and Where We'râ¦
Verification Engineerã®æ¯è¨ : SystemVerilogã®ä¸çã¸ãããã EDA EXPRESSã®è¨äºã§VirtutechãWindRiverã«è²·åãããã®ãç¥ãã¾ããã ããã§ãVaSTãCoWareãVirtutechãç¡ããªããVirtual Platformã¯Synopsysã®ç¬å ç¶æ ã«ãªãã¾ãã Virtutechã¯ãEDA EXâ¦
Verification Engineerã®æ¯è¨ : SystemVerilogã®ä¸çã¸ãããã çµã¿è¾¼ã¿ãããã«ãSystemVerilogãã«é¢ããæ å ±ãã¢ããããã¾ããã çµã¿è¾¼ã¿ããã/åå°ä½ãããã«æ²è¼ãããSystemVerilogé¢é£è¨äºãã¾ã¨ãããã¦ãã¾ãã æ¤è¨¼ãVerificationãSystemVeriâ¦
Verification Engineerã®æ¯è¨ : SystemVerilogã®ä¸çã¸ãããã å é±ã®æ¨ææ¥(2/7)ã«Vastãæ¶ããã§æ¸ããããã«ãVaST SystemsãSynopsysã«è²·åããããã ä»é±ã¯ãCoWareãSynopsysã«è²·åãããã ä»æãEETimesã§Synopsys to acquire ESL vendor CoWareã¨â¦
Verification Engineerã®æ¯è¨ : SystemVerilogã®ä¸çã¸ãããã 3æ29æ¥ï½31æ¥ã«è¡ãããSUNG San Jose 2010ã§JL GrayãããIntegrating eVCs in a VMM Testbenchãããã¾ãã å¼ç¨ TB2 User - Verification Topics : Verification Integrating eVCs in a VMâ¦
æ ç»å¥½ãã®æ¯è¨ 2010å¹´ã®Oscar 2010 Moninationsã®æ¨¡æ§ã®ãããªãOscarã§è¦³ããã¨ãã§ãã¾ãã ãã¬ã¼ã³ãã¼ã¿ã¯ãAnne Hathawayã§ãã Avatorã9é¨éã«ãããã¼ãããã¾ãããããããªããããããã¼ããããé¨éã¯ã Best Picture (ä½åè³) Art Direction â¦
Verification Engineerã®æ¯è¨ : SystemVerilogã®ä¸çã¸ãããã OVM-SVã®tlm1_to_tlm2ã¯ã©ã¹ã®transportã¯ã次ã®ããã«ãªã£ã¦ãã¾ãã å¼æ°ã®requestã¨æ»ãå¤ã®responseããtlm_generic_payloadã¯ã©ã¹ã®ã¤ã³ã¹ã¿ã³ã¹(tx)ã«å¤æãã isocket->b_transport(tx,â¦
Verification Engineerã®æ¯è¨ : SystemVerilogã®ä¸çã¸ãããã ã¡ã³ã¿ã¼Dennisããã®ããã° : OVM/VMM Interoperability Kit: Itâs Ready!ã®ããã§ãã OVM-VMM Interoperability Kit 0.1.1 OVM 2.0.2以é VMM 1.1.1以é Mentor Questa 6.4b以é Cadence IUâ¦
Verification Engineerã®æ¯è¨ : SystemVerilogã®ä¸çã¸ãããã VastãSynopsysã«è²·åããã¾ãã(ããæ¢ã«ãè²·åã¯çµãã£ã¦ãã¾ã) æ¥çµEDAOnline : ç±³Synopsysï¼èªåè»ãæ°çæ©å¨åãESLãã¼ã«ã®ç±³VaSTãè²·å æ¥æ¬ã·ããã·ã¹ã®ãã¬ã¹ãªãªã¼ã¹ : ã·ããã·ã¹â¦
Verification Engineerã®æ¯è¨ : SystemVerilogã®ä¸çã¸ãããã ç¡åãã¼ã«ã§å®è·µããããã¼ãã»ã½ããå調æ¤è¨¼ã(1) ââ SystemVerilogã®DPI-Cæ©è½ãã 2010å¹´1æ ã¢ã¯ã»ã¹ã»ã©ã³ãã³ã°ã ããèªã¾ããè¨äºã¯...ã§9ä½ã«ãªãã¾ããã ã§ãããã¾ã¾ã§ã¢ã¯ã»ã¹â¦
Verification Engineerã®æ¯è¨ : SystemVerilogã®ä¸çã¸ãããã OVM-SVããã¯ãsequence => sequencer => driver çµç±ã§ã driverã®ãã¼ãããtransport(req,req)ã§ã¢ã¯ã»ã¹ãã¾ãã ä¾é¡ã«ãããã©ã¤ã(simple_driverã¯ã©ã¹)ã¯ã次ã®ããã«æ®éã®OVMã®ãã©â¦