2008-10-01ãã1ã¶æéã®è¨äºä¸è¦§
Verification Engineerã®æ¯è¨ Cynthesizer ã¦ã¼ã¶ã¼äº¤æµä¼2008ã«è¡ã£ã¦ãã¾ããã ä¹ ãã¶ãã«é·è°·å·ç¯ãèãã¦ããã£ãã§ãã ç¥æ¸å çã®ã話:Cè¨èªè¨è¨ã®ç¾ç¶ã¨ä»å¾ã®èª²é¡ã§ã質åããããã£ãã®ã§ãããã¿ã¤ãã³ã°ãã¯ããã¦ããã¾ãã¾ããããã®å¾ã®æ親â¦
Verification Engineerã®æ¯è¨ VMMã¨OVMã¯ãSystemVerilog Verification Methodologyã§ãããã VMMã¯RVMã§ããã®ã§å ã®å®è£ è¨èªã¯Veraã OVM 2.0ã¯AVMã¨eRMã§ã¯ãããSequenceã¯æããã«eããã¼ã¹ã«ãã¦ããã ã¤ã¾ããVMMã¨OVMã®è«äºã®é°ã«ã¯ãVeraã¨eã®è«â¦
Verification Engineerã®æ¯è¨ ä¹ ãã¶ãã®OVMé¢é£ã§ãã VMMã«ã¯ãRAL(Register Abstract Layer)ãããã¾ãããOVMã«ã¯ããã¾ããã ããããªãããARV(Architect's Register View)ã¨ããã©ã¤ãã©ãªãAnil Raj Gopalarishnanãããå ¬éãã¦ãã¾ãã Cadenceãâ¦
Verification Engineerã®æ¯è¨ ä»é±æ«(2008.10.31)ã«Cynthesizer ã¦ã¼ã¶ã¼äº¤æµä¼2008ããã¤ãã®æ°æ¨ªæµå½éããã«ã§éå¬ããã¾ãã æææ¥ã«å¼ãç¶ãããã®ã»ããã¼ã«ãåå ãã¾ãã ã ã£ã¦ãé·è°·å·ãããé¢ç½ãããªå 容ã話ãã¦ãããã®ã§ ãåä½åæãå©ç¨ãâ¦
Verification Engineerã®æ¯è¨ å ¨ç¶ç¥ããªãã£ãã®ã§ãããXtremeEDAã¨ESLXã2008å¹´9æ9æ¥åä½µãã¾ããã DOWNLOADSã®ã³ã¼ãã¼ã«ã¯ãSystemVerilog(VMM)ãªã©ã®ããã¥ã¡ã³ããããã¾ãã Web Seminarãï¼ã ä¸æã®SystemCãã¼ã ãè½ã¡çãã SystemC 2.2 + TLMâ¦
Verification Engineerã®æ¯è¨ Requirements Based Verification Requirements Based Verificationã£ã¦ããªãã ã§æ¸ãã¾ããããä»æ¥ãã»ããã¼è¡ã£ã¦ãã¦ã2ã¤ã®ããã»ã¹ Process 1: Requirements Extraction Process 2: Requirements Prioritization ã§ä½â¦
æ ç»å¥½ãã®æ¯è¨ ã¨ã«ãããç¹æ°ã¯10ç¹ã§ãã åå ´ã§ã®éè³ã®28æ¬ç®ã¯ãï¼°.ï¼³. ã¢ã¤ã©ã´ã¦ã¼/P.S. I LOVE YOU(2007)ã ã©ãã¹ãã¼ãªã¼ã§ããããæ²ããã話ã§ããä½ã¨è¨ã£ã¦ããææãªã夫ã35æ³ã§ãã®ä¸ãå»ã£ã¦ãã¾ãã®ã§ããããã§ããæ»ãã§ãã¾ã£ã夫ãâ¦
æ ç»å¥½ãã®æ¯è¨ ã¤ã¼ã°ã«ã»ã¢ã¤/EAGLE EYE(2008)(åå ´) ï¼°.ï¼³. ã¢ã¤ã©ã´ã¦ã¼/P.S. I LOVE YOU(2007) ãã¼ã³ã»ãªãã»ã¶ã»ããã/DAWN OF THE DEAD(2004)(ãã¬ã) æåã®æ°åã§æ¢ã«ãã¾ã³ãç»å ´ããã以éã¯ã¾ã³ãã ããï¼ ãã®ä½åã®åç¹ã¯ãã¸ã§ã¼ã¸ã»ï¼¡ã»ãâ¦
Verification Engineerã®æ¯è¨ æ¨æ¥ã®ç¶ãã§ã2ã¤ç®ã®ããã»ã¹ã§ããRequirements Prioritizationãåªå é ä½ãä»ããï¼ å½ããåã§ããããçµæ§ã§ãã¦ããªããã§ãã ç°¡åãªã¨ãããããããããå ´æããçä»ããã®ã¯æ¥½ã§ãããï¼ ã§ã¯ãã©ã®ããã«ãã¦åªå é â¦
Verification Engineerã®æ¯è¨ Verification New 2008ã®ã¿ã¤ãã«ãRequirements Based Verificationã¨ã¯ãã¯ããã¦ãã©ããªãã®ãï¼ ã©ãããã2ã¤ã®ããã»ã¹ã¨ãã¦ã Process 1: Requirements Extraction Process 2: Requirements Prioritization ãããããâ¦
Verification Engineerã®æ¯è¨ Verification Now 2008ã§JL GrayãããRequirements Based Verificationã«ã¤ãã¦ãã話ãã¦ããã¾ããã Verilabã®Davidããã®ããã°Oh, one more thingã§ããRequirements Based Verificationã«ã¤ãã¦æ¸ããã¦ãã¾ãã ã ã£ã¦â¦
Verification Engineerã®æ¯è¨ JSNUG2008: VMMäºä¾(ãã®1)ã®å 容ãEDAOnlineã«ã¦ã¢ããããã¾ããã çºè¡¨è ã®ãäºäººã®åçãè¼ã£ã¦ãã¾ãã ãã¤ããªã1ãã¼ã¸ã§ããããã®è¨äºã¯2ãã¼ã¸ã«ããã£ã¦ãã¾ããæ°åããå ¥ã£ã¦ãã¾ãã æå¾ã«ããããã«ãVMMãã§â¦
Verification Engineerã®æ¯è¨ Verification Now 2008 in Japanã®éå¬å ´æã ãã³ãã·ãã£ãã¯æ¨ªæµãã¤ããã«æ±æ¥ããæ°æ¨ªæµå½éããã«ã«å¤æ´ã«ãªãã¾ããã ããã§ãããã¤ãã®ãæ°æ¨ªæµå½éããã«ã§ãã åä»éå§ã¯ã9æ30åã§ãã JL Grayããã®ãã¬ã¼ã³ãâ¦
æ ç»å¥½ãã®æ¯è¨ åå ´ã§ã®éè³ã®27æ¬ç®ã¯ãã¤ã¼ã°ã«ã»ã¢ã¤/EAGLE EYE(2008) ã¹ãã£ã¼ã´ã³ã»ã¹ãã«ãã¼ã°ããæ°ã«å ¥ãã®ã·ã£ã¤ã¢ã»ã©ãã¼ã主æ¼ä½ã§ãSFã§ããã¡ã³ã¿ã¸ã¼ã§ããªãä½åã ãããã³ãã¯ã®è£çªã®ãããªãã£ã¹ã¿ã¼ãã¢(2007)ã§ã¯ãé£ã«å®¶ãè¦ãè¦ãâ¦
æ ç»å¥½ãã®æ¯è¨ ã³ã³ãã£ãã³ã¹/CONFIDENCE(2003)(GyaO) ãªãªã¼å½¹ã®ã¬ã¤ãã§ã«ã»ã¯ã¤ãºããªããªããããããã ã¸ã§ã¤ã¯å½¹ã®ã¨ãã¯ã¼ãã»ãã¼ã³ãºã¯ã幸ãã«ãªãããã®27ã®ãã¬ã¹ã®ã¸ã§ã¼ã¸(ããã社é·ã ãï¼) çµæ§ãé¢ç½ãã£ãã§ãã å±æ ¹è£ã®æ£æ©è (2006)(â¦
Verification Engineerã®æ¯è¨ JSNUG2008ã«è¡ã£ã¦ãã¾ããã VMMã®äºä¾çºè¡¨ãèãã«è¡ã£ãã®ã§ããããªãã¨ãDPI-Cã®äºä¾ã2ã¤ããã£ãã®ã§ãã SystemVerilog => VMM => DPI-C ããã§ãã½ããã¦ã§ã¢ãå«ããæ¤è¨¼ãã§ãã¾ãã ããããVMM-LPã12æã«åºçããâ¦
Verification Engineerã®æ¯è¨ Cadenceã®CEOãMike Fisteræ°ãè¾ä»»ããããã§ãã IntelããCadenceã«ç§»ã£ã¦ãç´4å¹´ãç«ã¡ã¾ããããã®éãCadenceã¯ãã¾ãè¯ããªãã£ãæ°ããã¾ãã ç¹ã«ãæ¤è¨¼é¢é£ã®ãã¼ã«ããã®ä¸ã§ãSystemVerilog対å¿ãããã Fisterããâ¦
Verification Engineerã®æ¯è¨ Cadenceã¯ã Enterprise Verification IPã®è£½å群ã5åã«æ¡å¤§ãæ¥çã§æãåºç¯ãªOVMå¤è¨èªãµãã¼ããæä¾ ããããã§ãã ãã®VIPã¯ãUVC(Universal Verification Components)ãã¼ã¹ã®ããã§ãã®ã§ã eã§ã®ä½¿ããããã§ããå½ãâ¦
Verification Engineerã®æ¯è¨ ãããããææ¥ã«ãªãã¾ããã 4æéè¶ ã®VMMã»ãã·ã§ã³ã楽ãã¿ã¾ãããï¼ ç§ã¯ãæä¸ããæå¾(ãã¼ãã£)ã¯ããã¤ããã§ãã è¦ããããã声ãããã¦ãã ãããã§ã¯ãææ¥ãã天æ°ãè¯ãããã§ãã ç³ãè¾¼ã¿ãã¾ã ã®æ¹ã¯ããã¡â¦
Verification Engineerã®æ¯è¨ JSNUGã¨VMM(SystemVerilogã¨RVMã)ã®é¢ä¿ã調ã¹ã¦ã¿ã¾ããã SystemVerilogãæ¨æºåããã2005年以éã§ãã JSNUG2005 : æ±äº¬2005/10/12(æ°´)ã大éª2006/10/14(é) ã»ãã¤ãã£ãã»ãã¹ããã³ãã¨ãªãã¡ã¬ã³ã¹ã»ããªãã£ã±ã¼ã·ã§â¦
Verification Engineerã®æ¯è¨ SCDSourceãMentor speeds timing analysis with 'task-oriented' parallelismã§å¾©æ´»ãã¾ããã ã·ãã¥ã¬ã¼ã·ã§ã³ãåãããã«ãã«ãã³ã¢ã®æ©æµãåãããã¦ãã ããããé¡ããã¾ãï¼ï¼ï¼ æ¤è¨¼ãVerification
Verification Engineerã®æ¯è¨ JSNUG2008: VMMäºä¾(ãã®3)ãVMMäºä¾(ãã®2)ã¨åãã¤ã³ã¿ã¼ã³ãã¯ãæ¤è¨¼ã«ã¤ãã¦å 容ã§ãã ããã«DesignWare VIP(OCP)ãå©ç¨ãã¦ãã¾ããéãã¯ãCè¨èªããããç§ã®å¥½ããªCè¨èªã§ãã SystemVerilogã§Cè¨èªã§ã¯ãDPI-Cã§ãã â¦
æ ç»å¥½ãã®æ¯è¨ åå ´éè³ã®26æ¬ç®ã¯ãã¦ã©ã³ãããWANTED(2008) æ¥é ã«äºåç·¨ãè¦ã¦ã絶対ã«è¦ã«è¡ããªã¹ãã«å ¥ããããã¿ã¤ãã³ã°ãæªããä»é ã«ãªã£ã¦ãã¾ã£ãã ãã®é¢¨åãã»ãããã»ããã復活ãããã®é¢¨åãããã ãã©ãã¯ã¹(VOX : ã¢ã³ã¸ã§ãªã¼ãã»ã¸â¦
Verification Engineerã®æ¯è¨ SCDSourceããã1ã¶æãæ´æ°ããã¦ããªããçµãã£ã¦ãã¾ã£ãã? P.S æ¬æ¥ã22000訪åè ã«ãªãã¾ããããã¤ãããããã¨ããããã¾ãã ããããã¨ã³ããªæ°ãããã§602ã«ãªãã¾ããã ããã°ãå§ãã¦ãä»æã§19ã¶æç®ã§ãã®ã§ãâ¦
æ ç»å¥½ãã®æ¯è¨ ãã¼ã ã¼ãã¼/BEE MOVIE(2007)(DVD) ãããããã¼ã¤ã®åéºã®DreamWorksçã£ã¦æã(DreamWorskã®æ¥æ¬ã§ã®é 給ã¯ãè§å·ã¨ã³ã¿ãã¤ã¡ã³ã) ã¹ãã£ã¼ãã³ã»ãã³ã°ï¼ã©ã³ã´ãªã¢ã¼ãº/THE LANGOLIERS(1995)(DVD) ãã¬ããã©ããåå ´æªå ¬éã®ãããªçâ¦
Verification Engineerã®æ¯è¨ JSNUG2008: VMMäºä¾(ãã®2)ã¯ãã¤ã³ã¿ã¼ã³ãã¯ãæ¤è¨¼ã«ã¤ãã¦å 容ã®ããã§ãã VMMã§ã¯ãDesignWare VIPãå©ç¨ã§ããã®ã§ãAXI/OCPçã®ã¤ã³ã¿ã¼ã³ãã¯ãã®æ¤è¨¼ãã§ãã¾ãã å¾ã¯ãã©ãããã°å¹ççãªæ¤è¨¼ãã§ãããã§ãã ãã®â¦
Verification Engineerã®æ¯è¨ ææ¥(10/10)çºå£²ã®Design Wave Magazine 2008å¹´11æå·ã« Cè¨èªãã¹ãã»ããã°ã©ã ã«ãããã¼ãã¦ã§ã¢æ¤è¨¼ææ³ DPI-Cãæ´»ç¨ãããã¼ãã»ã½ããå調æ¤è¨¼ ãæ²è¼ããã¾ãã æ¤è¨¼ãVerificationãSystemVerilogãDPI-C
Verification Engineerã®æ¯è¨ JSNUG2008: VMMäºä¾(ãã®1)ã§ã¯ãåè·¯è¨è¨/æ¤è¨¼è ã¨æ¤è¨¼ç°å¢æ§ç¯è ã§ã®äºä¾ã®ããã§ãã åè·¯è¨è¨ã¨æ¤è¨¼è ãåé¢ããã®ã¯ãä»ã§ã¯ä¸è¬çã«ãªã£ã¦ãã¾ãããæ¤è¨¼è ã¨æ¤è¨¼ç°å¢æ§ç¯è ãåé¢ã§ããã¨ã¯ãããã¾ããéãã§ãã æ¤è¨¼â¦
Verification Engineerã®æ¯è¨ ä»æ¥ãããJSNUG2008ããã£ã³ãã¼ã³ãéå§ãã¾ãã JSNUG2008: VMM-LPã§ã¯ãVMMããã¼ã¹ã«éçºãããææ°ãã¼ãã¯ã¼æ¤è¨¼ã¡ã½ããã¸âVMM LPâã«ã¤ãã¦ã§ãã ããã«ãVMM-LPã®èè ã§ããæ¹ã ã«ãããã¼ã¯ã»ãã·ã§ã³ã§ãããã¾ãã«â¦
Verification Engineerã®æ¯è¨ Paradigm Worksã®ãµã¤ãã§ãMigrating Existing AVM and URM Testbenches to OVMãå ¬éããã¾ããã ãã ããã¦ã¼ã¶ã¼ç»é²ãå¿ è¦ã§ãã 以åæ¸ããããã°ã¯ããã¡ã(SystemVerilog FrameWorks Template Generator) æ¤è¨¼ãVerifiâ¦