[B! CPU][security] R2Mã®ãƒ–ãƒƒã‚¯ãƒžãƒ¼ã‚¯

R2M id:R2M

CPUã¨securityã«é–¢ã™ã‚‹R2Mã®ãƒ–ãƒƒã‚¯ãƒžãƒ¼ã‚¯ (6)

${{author_name}}$

{{{comment_expanded}}}

{{label}}

{{#is_bookmark}}ãƒªã‚¹ãƒˆ{{/is_bookmark}}{{^is_bookmark}}ãƒªãƒ³ã‚¯{{/is_bookmark}}

${{author_name}}$
{{author_name}}{{created}}
{{ #comment }}{{ comment }}{{ /comment }}
- {{ label }}

${{author_name}}$

{{{comment_expanded}}}

{{label}}

{{#is_bookmark}}ãƒªã‚¹ãƒˆ{{/is_bookmark}}{{^is_bookmark}}ãƒªãƒ³ã‚¯{{/is_bookmark}}

CPUã®æ–°ãŸãªè„†å¼±æ€§ SPOILERã®è«–æ–‡ã‚’èªã‚€ - FPGAé–‹ç™ºæ—¥è¨˜
arxiv.org GIGAZINEã§ã‚‚ç´¹ä»‹ã•ã‚ŒãŸæ–°ãŸãªCPUã®è„†å¼±æ€§ã®è«–æ–‡"SPOILER"ãŒç™ºè¡¨ã•ã‚ŒãŸã€‚GIGAZINEãŒã“ã®ã‚ˆã†ãªè¨˜äº‹ã‚’å…¬é–‹ã™ã‚‹ã®ã¯çã—ã„ãªã¨æ€ã„ã¤ã¤ã€é¢ç™½ãã†ãªã®ã§èªã‚“ã§ã¿ã‚‹ã“ã¨ã«ã—ãŸã€‚ ã¡ãªã¿ã«ã€ç†è€…ã¯ä¾‹ã«ã‚ˆã£ã¦ã‚»ã‚ãƒ¥ãƒªãƒ†ã‚£ã®å°‚é–€å®¶ã§ã¯ãªã„ã—ã€CPUã‚¢ãƒ¼ã‚ãƒ†ã‚¯ãƒãƒ£ã«ã—ã¦ã‚‚ãƒ‡ã‚¹ã‚¯ãƒˆãƒƒãƒ—ã‚¯ãƒ©ã‚¹ã®æœ¬æ ¼çš„ãªã‚‚ã®ã¯è¨è¨ˆçµŒé¨“ãŒãªã„ã®ã§ã€ã„ã¾ã„ã¡æœ¬æ–‡ã‹ã‚‰èªã¿å–ã‚Œãªã„éƒ¨åˆ†ãŒã‚ã£ãŸã‚Šã¨ã‹ã€é–“é•ã£ã¦ã„ã‚‹éƒ¨åˆ†ãŒã‚ã‚‹ã‹ã‚‚ã—ã‚Œãªã„ã€‚ ã“ã®æ”»æ’ƒæ‰‹æ³•ã‚‚ã€CPUã®é«˜é€ŸåŒ–ã‚’é”æˆã™ã‚‹ãŸã‚ã®æ§˜ã€…ãªæ©Ÿæ§‹ã‚’æ‚ªç”¨ã™ã‚‹æ‰‹æ³•ã¨ãªã£ã¦ã„ã‚‹ã€‚ SPOILERãŒå¯¾è±¡ã¨ã™ã‚‹ã®ã¯ã€ã‚¹ãƒˆã‚¢å‘½ä»¤ã®å†…å®¹ã‚’ãƒãƒ¼ãƒ‰å‘½ä»¤ã§ãƒ•ã‚©ãƒ¯ãƒ¼ãƒ‰ã™ã‚‹ãŸã‚ã®MOB(Memory Order Buffer)ã®æ©Ÿæ§‹ã ã€‚ä¾‹ãˆã°ä»¥ä¸‹ã®ã‚ˆã†ãªã‚³ãƒ¼ãƒ‰ã‚’æ›¸ã„ãŸå ´åˆã€ sw a0, 0(sp) lw a1, 0(sp) ã‚¹ãƒˆã‚¢å‘½ä»¤ã¯ã€æŠ•æ©Ÿå®Ÿè¡Œã‚’ã—ã¦ã—ã¾ã†ã¨ãƒ¡ãƒ¢ãƒªã®
R2M 2019/03/11
CPU

security

è«–æ–‡
ãƒªãƒ³ã‚¯
TLBleed : Trasnlation Leak-aside Buffer ã®è«–æ–‡ã‚’èªã‚€ - FPGAé–‹ç™ºæ—¥è¨˜
TLBleedã®è«–æ–‡ãŒã‚„ã£ã¨ç™ºè¡¨ã•ã‚ŒãŸã€‚The Registerã§è¨˜äº‹ãŒå‡ºã¦ã‹ã‚‰è«–æ–‡ãŒå‡ºã¦ãã‚‹ã¾ã§ãšã£ã¨ç›£è¦–ã—ã¦ã„ãŸã®ã ãŒã€éšåˆ†ã¨æ™‚é–“ãŒã‹ã‹ã£ãŸãã€‚ www.vusec.net ã“ã®TLBleedã®è«–æ–‡éžå¸¸ã«é•·ã„ã®ã§èªã‚€ã®ãŒã¤ã‹ã‚Œã‚‹ã—ã€ã‚ã¾ã‚Šã‚»ã‚ãƒ¥ãƒªãƒ†ã‚£ã®çŸ¥è˜ã¨ã‹ç„¡ã„ã®ã§å¤§å¤‰ãªã®ã ãŒã€è¦ç‚¹ã ã‘ã¤ã‹ã‚‚ã†ã¨æ™‚é–“ã‚’ä½œã£ã¦ã–ã£ãã‚Šã¨èªã¿é€²ã‚“ã§ã„ã£ãŸã€‚ ã¾ã ã¾ã åˆ†ã‹ã‚‰ãªã„ã¨ã“ã‚ãŒå¤šã„ãŒã€ã¾ã¨ã‚ã¦ã„ã“ã†ã€‚ ãªã‚“ã‹é›£ã—ã’ãªã‚¢ãƒ«ã‚´ãƒªã‚ºãƒ ã¨ã‹ã‚µã‚¯ãƒƒã¨è‹±èªžã§èª¬æ˜Žã—ã¦ã‚ã‚‹ã®ã§ãã®è¾ºã‚Šã¯ã¾ã ã‚ˆãç†è§£ã§ãã¦ã„ãªã„ãŒã€ä¸€é€šã‚Šèªã‚“ã§æ¦‚è¦ã¯ä½•ã¨ãªãã‚ã‹ã£ãŸã€‚ ã“ã®æ‰‹æ³•ã€ã‚¹ãƒ¬ãƒƒãƒ‰ãŒç‰¹æ¨©ã‚’æŒã£ã¦ã„ãªãã¦ã‚‚åŒæ™‚ã«å®Ÿè¡Œã•ã‚Œã¦ã„ã‚‹ã‚¹ãƒ¬ãƒƒãƒ‰å†…ã®å‘½ä»¤ã‚’èªã¿å–ã‚‹ã“ã¨ãŒã§ãã‚‹ã¨ã„ã†ã‚‚ã®ãªã®ã ãŒã€å½“ç„¶ã‚¿ãƒ¼ã‚²ãƒƒãƒˆã¨ãªã‚‹ã‚µãƒ¼ãƒå†…ã§æ”»æ’ƒã‚¹ãƒ¬ãƒƒãƒ‰ãŒå®Ÿè¡Œã§ãã¦ã„ã‚‹å¿…è¦ãŒã‚ã‚‹ã€‚ ã“ã‚Œã¯AWSãªã©ã®ã‚¯ãƒ©ã‚¦ãƒ‰ä¸Šã§ã€æ„å›³ã—ã¦ã„ãªãã¦ã‚‚ä½•ã‚‰ãªã®åˆ¥ã‚¹ãƒ¬ãƒƒãƒ‰ã¨ãƒªã‚½
R2M 2018/07/13
CPU

security
ãƒªãƒ³ã‚¯
GoogleãŒç™ºè¦‹ã—ãŸã€ŒCPUã®è„†å¼±æ€§ã€ã¨ã¯ä½•ãªã®ã‹ã€‚ã‚²ãƒ¼ãƒžãƒ¼ã«æ§ãã€Œæ£ã—ãæã‚Œã‚‹ã€ãã®æ–¹æ³•ã¾ã¨ã‚ - 4Gamer.net
GoogleãŒç™ºè¦‹ã—ãŸã€ŒCPUã®è„†å¼±æ€§ã€ã¨ã¯ä½•ãªã®ã‹ã€‚ã‚²ãƒ¼ãƒžãƒ¼ã«æ§ãã€Œæ£ã—ãæã‚Œã‚‹ã€ãã®æ–¹æ³•ã¾ã¨ã‚ ãƒ©ã‚¤ã‚¿ãƒ¼ï¼šç±³ç”° è¡ ä¸€èˆ¬ãƒ¡ãƒ‡ã‚£ã‚¢ã«ã‚‚ãƒ‹ãƒ¥ãƒ¼ã‚¹ã¨ã—ã¦å–ã‚Šä¸Šã’ã‚‰ã‚ŒãŸã®ã§ï¼Œ2017å¹´æœ«ã‹ã‚‰ã«ã‚ã‹ã«é¨’ãŒã‚Œã ã—ãŸã€ŒCPUã®è„†å¼±æ€§ã€ã«ã¤ã„ã¦ã¯ï¼Œ4Gamerèªè€…ã‚‚å¤šããŒèžãåŠã‚“ã§ã„ã‚‹ã“ã¨ã ã‚ã†ã€‚æµ·å¤–ã§ã¯ï¼Œã€ŒSpectreã€ï¼ˆã‚¹ãƒšã‚¯ã‚¿ãƒ¼ï¼‰ã‚„ã€ŒMeltdownã€ï¼ˆãƒ¡ãƒ«ãƒˆãƒ€ã‚¦ãƒ³ï¼‰ã¨ã„ã£ãŸãŠã©ã‚ãŠã©ã‚ã—ã„åå‰ãŒä»˜ã„ã¦ã„ã‚‹ã®ã§ï¼Œãã¡ã‚‰ã‚’ç›®ã«ã—ãŸã¨ã„ã†èªè€…ã‚‚ã„ã‚‹ã¨æ€ã†ã€‚ ã€ŒIntelè£½ã®CPUã ã‘ãŒæŒã¤è„†å¼±æ€§ã§ï¼ŒAMDè£½ã®CPUãªã‚‰å•é¡Œãªã„ã€ã‹ã‚‰å§‹ã¾ã£ã¦ï¼Œã€Œã„ã‚„ã„ã‚„AMDè£½ã®CPUã‚‚åŒæ§˜ã®è„†å¼±æ€§ã‚’æŠ±ãˆã¦ã„ã‚‹ã€ï¼Œã•ã‚‰ã«ã¯ã€Œãƒ¡ãƒ¢ãƒªãƒšãƒ¼ã‚¸ãƒ³ã‚°æ–¹å¼ã®ä»®æƒ³è¨˜æ†¶ã‚’ä½¿ã†CPUã®ã™ã¹ã¦ãŒæŒã¤è„†å¼±æ€§ã§ã‚ã‚‹ã€ãªã©ã¨ï¼Œæƒ…å ±ãŒéŒ¯ç¶œã—ã¦ã„ã‚‹ã®ã§ï¼Œä½•ã‚’ä¿¡ã˜ãŸã‚‰ã„ã„ã®ã‹åˆ†ã‹ã‚‰ãªã„ã¨ã„ã†äººã‚‚å¤šã„ã®ã§ã¯ãªã‹ã‚ã†ã‹ã€‚ãã‚‚ãã‚‚ï¼Œãƒ¡ãƒ¢ãƒªãƒšãƒ¼ã‚¸ãƒ³ã‚°æ–¹å¼
R2M 2018/01/11
CPU

security
ãƒªãƒ³ã‚¯
AMD Product Security
Products Processors Accelerators Graphics Adaptive SoCs, FPGAs, & SOMs Software, Tools, & Apps
R2M 2018/01/04
CPU

security
ãƒªãƒ³ã‚¯
Reading privileged memory with a side-channel
We have discovered that CPU data cache timing can be abused to efficiently leak information out of mis-speculated execution, leading to (at worst) arbitrary virtual memory read vulnerabilities across local security boundaries in various contexts. Variants of this issue are known to affect many modern processors, including certain processors by Intel, AMD and ARM. For a few Intel and AMD CPU models
R2M 2018/01/04
CPU

security
ãƒªãƒ³ã‚¯
Kernel-memory-leaking Intel processor design flaw forces Linux, Windows redesign
Kernel-memory-leaking Intel processor design flaw forces Linux, Windows redesign Final update A fundamental design flaw in Intel's processor chips has forced a significant redesign of the Linux and Windows kernels to defang the chip-level security bug. Programmers are scrambling to overhaul the open-source Linux kernel's virtual memory system. Meanwhile, Microsoft is expected to publ icly introduce
R2M 2018/01/03
CPU

security
ãƒªãƒ³ã‚¯
1