[B! FPGA] igrepã®ãƒ–ãƒƒã‚¯ãƒžãƒ¼ã‚¯

igrep id:igrep

FPGAã«é–¢ã™ã‚‹igrepã®ãƒ–ãƒƒã‚¯ãƒžãƒ¼ã‚¯ (13)

${{author_name}}$

{{{comment_expanded}}}

{{label}}

{{#is_bookmark}}ãƒªã‚¹ãƒˆ{{/is_bookmark}}{{^is_bookmark}}ãƒªãƒ³ã‚¯{{/is_bookmark}}

${{author_name}}$
{{author_name}}{{created}}
{{ #comment }}{{ comment }}{{ /comment }}
- {{ label }}

${{author_name}}$

{{{comment_expanded}}}

{{label}}

{{#is_bookmark}}ãƒªã‚¹ãƒˆ{{/is_bookmark}}{{^is_bookmark}}ãƒªãƒ³ã‚¯{{/is_bookmark}}

NiosÂ® V ãƒ—ãƒã‚»ãƒƒã‚µãƒ¼
NiosÂ® V ãƒ—ãƒã‚»ãƒƒã‚µãƒ¼ã¯ã€FPGA ç’°å¢ƒã«ã‚ªãƒ¼ãƒ—ãƒ³ã‚½ãƒ¼ã‚¹ã® RISC-V ã‚¢ãƒ¼ã‚ãƒ†ã‚¯ãƒãƒ£ãƒ¼ã®ãƒ‘ãƒ¯ãƒ¼ã¨æŸ”è»Ÿæ€§ã‚’ã‚‚ãŸã‚‰ã™ã‚ˆã†ã«è¨è¨ˆã•ã‚ŒãŸæ¬¡ä¸–ä»£ã®ã‚½ãƒ•ãƒˆãƒ»ãƒ—ãƒã‚»ãƒƒã‚µãƒ¼ IP ã§ã™ã€‚NiosÂ® V ãƒ—ãƒã‚»ãƒƒã‚µãƒ¼ã¯ã€RISC-V å‘½ä»¤ã‚»ãƒƒãƒˆãƒ»ã‚¢ãƒ¼ã‚ãƒ†ã‚¯ãƒãƒ£ãƒ¼ (ISA) ã‚’æ´»ç”¨ã™ã‚‹ã“ã¨ã§ã€ã‚·ãƒ³ãƒ—ãƒ«ãªçµ„è¾¼ã¿ã‚·ã‚¹ãƒ†ãƒ ã‹ã‚‰è¤‡é›‘ã§é«˜æ€§èƒ½ãªã‚¢ãƒ—ãƒªã‚±ãƒ¼ã‚·ãƒ§ãƒ³ã¾ã§ã€ã•ã¾ã–ã¾ãªã‚¢ãƒ—ãƒªã‚±ãƒ¼ã‚·ãƒ§ãƒ³ã‚’å¯èƒ½ã«ã™ã‚‹ã‚¹ã‚±ãƒ¼ãƒ©ãƒ–ãƒ«ãªã‚½ãƒªãƒ¥ãƒ¼ã‚·ãƒ§ãƒ³ã‚’æä¾›ã—ã¾ã™ã€‚ ã“ã®ãƒ—ãƒã‚»ãƒƒã‚µãƒ¼ã¯ã€ã‚¤ãƒ³ãƒ†ãƒ«Â® QuartusÂ® Prime é–‹ç™ºã‚½ãƒ•ãƒˆã‚¦ã‚§ã‚¢ãƒ»ãƒ—ãƒãƒ»ã‚¨ãƒ‡ã‚£ã‚·ãƒ§ãƒ³ã®ãƒãƒ¼ã‚¸ãƒ§ãƒ³ 21.3 ã‹ã‚‰åˆ©ç”¨ã§ãã¾ã™ã€‚ Altera ã¯ã€NiosÂ® II IP ã®è£½å“ã‚³ãƒ¼ãƒ‰ã‚’å»ƒæ¢ã—ã¾ã—ãŸã€‚è©³ç´°ã«ã¤ã„ã¦ã¯ã€PDN 2312 ã‚’å‚ç…§ã—ã¦ãã ã•ã„ã€‚ã”åˆ©ç”¨ä¸ã®ãŠå®¢æ§˜ã«ã¯ã€NiosÂ® V ã¸ã®ç§»è¡Œã‚’æŽ¨å¥¨ã—ã¾ã™ã€‚ NiosÂ® V ãƒ—ãƒã‚»ãƒƒã‚µãƒ¼ã®ãƒªãƒ•ã‚¡ãƒ¬ãƒ³
igrep 2022/01/13
FPGA

Intel
ãƒªãƒ³ã‚¯
GitHub - standardsemiconductor/VELDT-getting-started: Where Lions Roam: Haskell & Hardware on VELDT
igrep 2020/11/24
haskell

FPGA

Verilog
ãƒªãƒ³ã‚¯
TechCrunch
Over the weekend, Paddy Cosgrave and Web Summit made the bombshell announcement that Cosgrave would step down from his post as CEO of the techno logy conference business â€” a move made to try to c
igrep 2017/08/23
Microsoft

FPGA

æ©Ÿæ¢°å¦ç¿’
ãƒªãƒ³ã‚¯
æ©Ÿæ¢°å¦ç¿’ï¼Deep Learningã®ä»•äº‹ãŒå¢—ãˆã‚‹2017å¹´ã€ã‚½ãƒ•ãƒˆã‚¦ã‚§ã‚¢ã‚¨ãƒ³ã‚¸ãƒ‹ã‚¢ãŒFPGAã‚’å¦ã¶ã¹ãç†ç”±
ã‚½ãƒ•ãƒˆã‚¦ã‚§ã‚¢ã‚¨ãƒ³ã‚¸ãƒ‹ã‚¢ãŒFPGAï¼ˆfield-programmable gate arrayï¼‰ã‚’ä½¿ã†ãƒãƒ¼ãƒ‰ãƒ«ãŒã•ã‚‰ã«ä¸‹ãŒã£ã¦ãã¦ã„ã‚‹ã€‚ã‚¯ãƒ©ã‚¦ãƒ‰ã‚µãƒ¼ãƒ“ã‚¹ã§FPGAã‚’æ´»ç”¨ã§ããŸã‚Šã€Pythonã§è¨˜è¿°ã—ãŸãƒ‹ãƒ¥ãƒ¼ãƒ©ãƒ«ãƒãƒƒãƒˆãƒ¯ãƒ¼ã‚¯ã‚’FPGAã«é«˜ä½åˆæˆã§ãã‚‹ç ”ç©¶æˆæžœãŒå‡ºã¦ããŸã‚Šã—ã¦ã„ã‚‹ã®ã ã€‚ ã‚½ãƒ•ãƒˆã‚¦ã‚§ã‚¢é–‹ç™ºè€…ã®ç«‹å ´ã§FPGAã«å–ã‚Šçµ„ã‚€ã‚¤ãƒ™ãƒ³ãƒˆã€ŒFPGAã‚¨ã‚¯ã‚¹ãƒˆãƒªãƒ¼ãƒ ãƒ»ã‚³ãƒ³ãƒ”ãƒ¥ãƒ¼ãƒ†ã‚£ãƒ³ã‚°ã€ã‚’ä¸»å®°ã™ã‚‹ä½è—¤ä¸€æ†²æ°ã€FPGAã®é«˜ä½åˆæˆã«ã‚ˆã‚‹ãƒ‡ã‚£ãƒ¼ãƒ—ãƒ©ãƒ¼ãƒ‹ãƒ³ã‚°ã«ã¤ã„ã¦ç ”ç©¶ã—ã¦ã„ã‚‹æ±äº¬å·¥æ¥å¤§å¦ã®ä¸åŽŸå•“è²´æ°ï¼ˆä¸åŽŸç ”ç©¶å®¤ï¼‰ã€ãã—ã¦FPGAãƒ™ãƒ³ãƒ€ãƒ¼ã§ã‚ã‚‹ã‚¶ã‚¤ãƒªãƒ³ã‚¯ã‚¹ã®ç¥žä¿ç›´å¼˜æ°ãŒã€æ€¥æ¿€ã«å¸¸è˜ãŒå¤‰ã‚ã‚Šã¤ã¤ã‚ã‚‹FPGAã®å‹•å‘ã‚’èªžã‚Šåˆã£ãŸã€‚ æœ¬ç¨¿ã§ã¯åº§è«‡ä¼šã®ä¸ã‹ã‚‰ã€ã‚½ãƒ•ãƒˆã‚¦ã‚§ã‚¢ã‚¨ãƒ³ã‚¸ãƒ‹ã‚¢ã«FPGAã‚„é«˜ä½åˆæˆãŒæ±‚ã‚ã‚‰ã‚Œã‚‹ç¾çŠ¶ã€ãã—ã¦ã€ä»Šå¾Œã©ã®ã‚ˆã†ãªãƒ„ãƒ¼ãƒ«ã‚’ä½¿ã†ã¹ãã‹ã€ã‚½ãƒ•ãƒˆã‚¦ã‚§ã‚¢ã‚¨ãƒ³ã‚¸ãƒ‹ã‚¢ãŒFPGAã«å–ã‚Šçµ„ã‚€éš›ã®èª²é¡Œãªã©ã«ã¤
igrep 2017/02/01
Pythonã™ã”ã„ãªãƒ¼

python

FPGA
ãƒªãƒ³ã‚¯
ãã‚ãã‚ãƒ—ãƒã‚°ãƒ©ãƒžãƒ¼ã‚‚FPGAã‚’è§¦ã£ã¦ã¿ã‚ˆã†ï¼ - Qiita
##ãã‚ãã‚ãƒ—ãƒã‚°ãƒ©ãƒžãƒ¼ã‚‚FPGAã‚’è§¦ã£ã¦ã¿ã‚ˆã†ï¼ ã“ã‚Œã¯builderscon tokyo 2016ã®ç™ºè¡¨ã‚¹ãƒ©ã‚¤ãƒ‰ã§ã™ã€‚ ##è‡ªå·±ç´¹ä»‹ @kazunori_279 ã‚¯ãƒ©ã‚¦ãƒ‰ã®ãƒ‡ãƒ™ãƒãƒƒãƒ‘ãƒ¼ãƒ»ã‚¢ãƒ‰ãƒœã‚±ã‚¤ãƒˆ ã‚¨ãƒãƒ³ã‚¸ã‚§ãƒªã‚¹ãƒˆã¿ãŸã„ãªãŠä»•äº‹ ã‚³ãƒŸãƒ¥ãƒ‹ãƒ†ã‚£æ”¯æ´ï¼šGCPUGã€bq_sushiã€TensorFlow User Group etc è¶£å‘³ã®FPGA 2013å¹´ãã‚‰ã„ã‹ã‚‰ã„ã˜ã‚Šå§‹ã‚ FPGAã‚¨ã‚¯ã‚¹ãƒˆãƒªãƒ¼ãƒ ãƒ»ã‚³ãƒ³ãƒ”ãƒ¥ãƒ¼ãƒ†ã‚£ãƒ³ã‚°ä¸»å®°ï¼šåˆè¨ˆ8å›ž ##ã“ã‚Œã¾ã§ã«æ›¸ã„ãŸFPGAè¨˜äº‹ ã¯ã¦ãªãƒ–ãƒƒã‚¯ãƒžãƒ¼ã‚¯ã§ãƒã‚ºã£ãŸè¨˜äº‹ãŸã¡ ãƒžã‚¤ã‚¯ãƒã‚½ãƒ•ãƒˆã¯ã©ã†ã‚„ã£ã¦Bingã‚’FPGAã§å®Ÿè£…ã—ãŸã‹: 952 users ãƒãƒ¼ãƒ‰ç´ äººãŒ32bit CPUã‚’FPGAã§è‡ªä½œã—ã¦å‹•ã‹ã™ã¾ã§èªã‚“ã æœ¬ã®ã¾ã¨ã‚: 576 users æ–‡å—é€šã‚Šã€Œãƒãƒƒãƒˆãƒ¯ãƒ¼ã‚¯ãŒã‚³ãƒ³ãƒ”ãƒ¥ãƒ¼ã‚¿ãƒ¼ã€ãªé‡‘èžHFTã§ã®FPGAã®ä½¿ã‚ã‚Œæ–¹: 517 users JP M
igrep 2016/12/09
ã‚ˆã•ã’ãªã¾ã¨ã‚ã€‚

FPGA
ãƒªãƒ³ã‚¯
Linux OSã‹ã‚‰FPGAã‚’é€éŽçš„ã«åˆ©ç”¨ã™ã‚‹æ§‹æƒ³ã€‚æ–‡å—åˆ—å‡¦ç†ã‚’CPUã‹ã‚‰FPGAã¸ã‚ªãƒ•ãƒãƒ¼ãƒ‰ã§10å€é€Ÿã«ãªã£ãŸç ”ç©¶çµæžœã‚’ãƒŸãƒ©ã‚¯ãƒ«ãƒ»ãƒªãƒŠãƒƒã‚¯ã‚¹ãŒç™ºè¡¨
Linux OSã‹ã‚‰FPGAã‚’é€éŽçš„ã«åˆ©ç”¨ã™ã‚‹æ§‹æƒ³ã€‚æ–‡å—åˆ—å‡¦ç†ã‚’CPUã‹ã‚‰FPGAã¸ã‚ªãƒ•ãƒãƒ¼ãƒ‰ã§10å€é€Ÿã«ãªã£ãŸç ”ç©¶çµæžœã‚’ãƒŸãƒ©ã‚¯ãƒ«ãƒ»ãƒªãƒŠãƒƒã‚¯ã‚¹ãŒç™ºè¡¨ ãƒ—ãƒã‚»ãƒƒã‚µå†…éƒ¨ã®ãƒã‚¸ãƒƒã‚¯ã‚’ã‚½ãƒ•ãƒˆã‚¦ã‚§ã‚¢ã§å‹•çš„ã«æ›¸ãæ›ãˆã‚‹ã“ã¨ãŒã§ãã‚‹FPGAã¯ã€ã‚¢ãƒ—ãƒªã‚±ãƒ¼ã‚·ãƒ§ãƒ³ã”ã¨ã«ãƒã‚¸ãƒƒã‚¯ã‚’æœ€é©åŒ–ã§ãã‚‹ãŸã‚ã€x86ãªã©ã®æ±Žç”¨ãƒ—ãƒã‚»ãƒƒã‚µã‚ˆã‚Šã‚‚é«˜é€Ÿã‹ã¤åŠ¹çŽ‡çš„ãªã‚¢ãƒ—ãƒªã‚±ãƒ¼ã‚·ãƒ§ãƒ³ã®å®Ÿè¡ŒãŒå¯èƒ½ã«ãªã‚‹ã¨æ³¨ç›®ã•ã‚Œã¦ã„ã¾ã™ã€‚ ç‰¹ã«ã€ä»Šå¹´ã®1æœˆã«ã‚¤ãƒ³ãƒ†ãƒ«ãŒFPGAå¤§æ‰‹ã®ã‚¢ãƒ«ãƒ†ãƒ©ã‚’è²·åŽã—ã€Xeonã«FPGAã‚’çµ±åˆã™ã‚‹ã¨ã„ã†å°†æ¥è¨ˆç”»ã‚’ç™ºè¡¨ã—ã¦ã‹ã‚‰ã€FPGAã¸ã®æ³¨ç›®åº¦ã¯ã•ã‚‰ã«é«˜ã¾ã£ã¦ã„ã¾ã™ã€‚ ã—ã‹ã—ã„ã¾ã®ã¨ã“ã‚ã€FPGAã‚’ã‚¢ãƒ—ãƒªã‚±ãƒ¼ã‚·ãƒ§ãƒ³ã‹ã‚‰åˆ©ç”¨ã™ã‚‹ã«ã¯ã€ãƒã‚¸ãƒƒã‚¯ã‚’é–‹ç™ºãƒ„ãƒ¼ãƒ«ãªã©ã‚’ç”¨ã„ã¦FPGAã«æ›¸ãè¾¼ã¿ã€ãã‚Œã‚’ãƒ‡ãƒã‚¤ã‚¹ãƒ‰ãƒ©ã‚¤ãƒã‚’çµŒç”±ã—ã¦ãƒ•ãƒ¬ãƒ¼ãƒ ãƒ¯ãƒ¼ã‚¯ãªã©ã‚’é€šã˜ã¦åˆ©ç”¨ã™ã‚‹ã¨ã„ã†ã‚‚ã®ã«ãªã‚Šã¾ã™ã€‚ ã“ã‚Œã‚’ã‚‚ã£ã¨ç°¡å˜ã«ã—ã‚ˆã†ã¨ã„ã†æ§‹æƒ³ã‚’æ˜Žã‚‰ã‹ã«ã—ãŸ
igrep 2016/12/05
ã™ã°ã‚‰ã—ã„ã€‚

Linux

FPGA

CPU
ãƒªãƒ³ã‚¯
FPGA design with CÎ»aSH
FPGA design with CÎ»aSH summarizes using the CÎ»aSH programming language for FPGA design. CÎ»aSH is based on Haskell and generates VHDL. The document implements and tests CRC32 in CÎ»aSH, generating VHDL that is synthesized to optimize the circ uit layout. Testing can be done directly in CÎ»aSH before generating VHDL. The automated testbench generation and ability to design in Haskell make CÎ»aSH well-su
igrep 2016/02/27
Better VHDLã¨ã—ã¦ã®Haskellã®CÎ»ash

FPGA

VHDL

Haskell
ãƒªãƒ³ã‚¯
FPGAã§å‹•ç”»ã«ã‚ãƒ¥ã‚¢ãƒ‘ã‚¤ãƒ³ã‚’é‡ãã‚‹ - aster_ismã®å·¥ä½œå®¤
ã“ã‚Œã¯ãƒ—ãƒªã‚ãƒ¥ã‚¢Advent Calender 2015ã®19æ—¥ç›®ã®è¨˜äº‹ã§ã™ã€‚ ãƒ•ãƒ¬ãƒƒã‚·ãƒ¥ãƒ—ãƒªã‚ãƒ¥ã‚¢ã®ãƒ–ãƒ«ãƒ¼ãƒ¬ã‚¤ãƒœãƒƒã‚¯ã‚¹ã‚’æ¥½ã—ã¿ã«ã—ãªãŒã‚‰ã‚ãƒ¥ã‚¢ãƒ‘ã‚¤ãƒ³ã¨æˆ¯ã‚Œã‚‹æ—¥ã€…ã‚’éŽã”ã—ã¦ã„ã‚‹aster_ismã§ã™ã€‚ ã¯ã‚„ãã€ã¶ã£ããƒ¼ã«ä¼šã„ãŸã„ã§ã™ã€‚ ã•ã¦ã€æ˜¨å¹´ã®ãƒ—ãƒªã‚ãƒ¥ã‚¢Advent Calenderã§ã‚‚FPGAã‚’ä½¿ã£ã¦ã‚ˆãã‚ã‹ã‚‰ãªã„FPGAã§ãƒ—ãƒªã‚ãƒ¥ã‚¢ã®åå‰ã‚’ãƒ©ãƒ³ãƒ€ãƒ ã«è¡¨ç¤ºã™ã‚‹ - é›¨ã®ã¡æ›‡ã‚Šæ™‚ã€…æ™´ã‚Œ@aster_ismã‚’ä½œã‚Šã¾ã—ãŒã€ã‚„ã£ã±ã‚Šæ–‡å—ã ã‘ã˜ã‚ƒãªãã¦å¯æ„›ã„ã‚ãƒ¥ã‚¢ãƒ‘ã‚¤ãƒ³ãŒè¡¨ç¤ºã•ã‚Œã‚‹æ–¹ãŒã„ã„ï¼ ã¨ã„ã†ã“ã¨ã§ã€ä»Šå¹´ã¯Xilinxã®Video IPã‚’æµã‚Œã¦ã„ã‚‹æ˜ åƒã«ãƒ—ãƒªã‚ãƒ¥ã‚¢ã‚’åˆæˆã™ã‚‹å°‚ç”¨å›žè·¯IPã‚’ã¤ãã‚‹ã“ã¨ã«ã—ã¾ã—ãŸã€‚ ç°¡å˜ã«ã„ã†ã¨å¿œæ´ã‚¢ãƒ—ãƒªã¿ãŸã„ãªæ˜ åƒãŒä½œã‚Œã‚‹ã®å°‚ç”¨å›žè·¯ã§ã™ã€‚ æ³¨æ„ï¼‰FPGAãªã®ã§ã‚½ãƒ•ãƒˆã‚¦ã‚§ã‚¢ã§ã¯ã‚ã‚Šã¾ã›ã‚“ã€‚ãƒãƒ¼ãƒ‰ã‚¦ã‚§ã‚¢ã§ã™ã€‚ ã¾ãšã€Xilinxã®Video IPã¯åŸºæœ¬çš„ã«AXI
igrep 2015/12/20
ãƒ—ãƒªã‚ãƒ¥ã‚¢

FPGA
ãƒªãƒ³ã‚¯
ãƒãƒ¼ãƒ‰ã‚¦ã‚¨ã‚¢ã®é¸æŠžè‚¢ãŒæ€¥å¢—ã€CPUä¸‡èƒ½æ™‚ä»£ã¯çµ‚ç„‰
è¨ˆç®—å‡¦ç†ã«ã¯ã€ŒCPUã€ã ã‘ã§ãªãã€ŒGPUã€ã‚„ã€ŒFPGAã€ã€ãƒ¡ã‚¤ãƒ³ãƒ¡ãƒ¢ãƒªãƒ¼ã«ã¯ã€ŒDRAMã€ã‚„ã€Œ3D XPointã€ã€ã‚¹ãƒˆãƒ¬ãƒ¼ã‚¸ã«ã¯ã€Œãƒãƒ¼ãƒ‰ãƒ‡ã‚£ã‚¹ã‚¯ã€ã€ŒNANDãƒ•ãƒ©ãƒƒã‚·ãƒ¥ã€ã€Œ3D XPointã€â€•â€•ã€‚ç¾åœ¨ã€ã‚³ãƒ³ãƒ”ãƒ¥ãƒ¼ã‚¿ã®æ§‹æˆè¦ç´ ã®é¸æŠžè‚¢ãŒæ€¥å¢—ã—å§‹ã‚ã¦ã„ã‚‹ã€‚ 10å¹´å‰ã§ã‚ã‚Œã°ã€æ¥å‹™ã‚¢ãƒ—ãƒªã‚±ãƒ¼ã‚·ãƒ§ãƒ³ã‚’ç¨¼åƒã™ã‚‹ã‚µãƒ¼ãƒãƒ¼ã‚³ãƒ³ãƒ”ãƒ¥ãƒ¼ã‚¿ã§ã¯è¨ˆç®—å‡¦ç†ã«ã¯CPUã‚’ã€ãƒ¡ã‚¤ãƒ³ãƒ¡ãƒ¢ãƒªãƒ¼ã«ã¯DRAMã‚’ã€ã‚¹ãƒˆãƒ¬ãƒ¼ã‚¸ã«ã¯ãƒãƒ¼ãƒ‰ãƒ‡ã‚£ã‚¹ã‚¯ã‚’ä½¿ã†ã®ãŒå½“ãŸã‚Šå‰ã ã£ãŸã€‚ã‚€ã—ã‚ä»–ã®é¸æŠžè‚¢ãŒç„¡ã‹ã£ãŸã€‚ ã—ã‹ã—æœ€è¿‘ã¯æ§˜ç›¸ãŒç•°ãªã‚‹ã€‚CPUã€DRAMã€ãƒãƒ¼ãƒ‰ãƒ‡ã‚£ã‚¹ã‚¯ã¨ã„ã†å¾“æ¥ã®å®šç•ªãƒãƒ¼ãƒ‰ã‚¦ã‚¨ã‚¢ã®æ€§èƒ½å‘ä¸ŠãŒé æ‰“ã¡ã«ãªã‚Šã€å®šç•ªä»¥å¤–ã®ãƒãƒ¼ãƒ‰ã‚¦ã‚¨ã‚¢ã‚’é¸ã°ãªã‘ã‚Œã°ã‚¢ãƒ—ãƒªã‚±ãƒ¼ã‚·ãƒ§ãƒ³ã®å‡¦ç†æ€§èƒ½ã‚’å‘ä¸Šã™ã‚‹ã®ãŒé›£ã—ããªã£ãŸã€‚ã¾ãšå§‹ã¾ã£ãŸã®ã¯ã‚¹ãƒˆãƒ¬ãƒ¼ã‚¸ã«ãŠã‘ã‚‹NANDãƒ•ãƒ©ãƒƒã‚·ãƒ¥ã®æŽ¡ç”¨ã ãŒã€ã„ã‚ˆã„ã‚ˆè¨ˆç®—å‡¦ç†ã‚„ãƒ¡ã‚¤ãƒ³ãƒ¡ãƒ¢ãƒªãƒ¼ã«ã¤ã„ã¦ã‚‚ã€å®šç•ªä»¥å¤–ã®æŽ¡ç”¨ãŒä¸å¯æ¬ ã«ãªã‚Š
igrep 2015/09/01
3D XPointçŸ¥ã‚‰ãªã‹ã£ãŸã€‚åå‰ã‹ã‚‰ã¯æƒ³åƒã¤ã‹ãªã‹ã£ãŸã‘ã©ä¸æ®ç™ºæ€§ã®ãƒ¡ãƒ¢ãƒªãƒ¼ãªã®ãã€‚

CPU

FPGA

gpu
ãƒªãƒ³ã‚¯
Intelã«ã‚ˆã‚‹è²·åŽå¾Œã€FPGAã¯ã‚¯ãƒ©ã‚¦ãƒ‰ã‚µãƒ¼ãƒ“ã‚¹åŒ–ã™ã‚‹
ç±³Intelç¤¾ãŒè²·åŽã‚’è¡¨æ˜Žã—ãŸã“ã¨ã§ä¸€æ°—ã«æ³¨ç›®ãŒé›†ã¾ã£ãŸFPGAãƒ™ãƒ³ãƒ€ãƒ¼ã®ç±³Alteraç¤¾ã€‚è²·åŽãŒç™ºè¡¨ã•ã‚Œã‚‹ç›´å‰ã®ã‚¿ã‚¤ãƒŸãƒ³ã‚°ã§å…ˆæ—¥ã€Alteraç¤¾å¹¹éƒ¨ã«ã‚¤ãƒ³ã‚¿ãƒ“ãƒ¥ãƒ¼ã•ã›ã¦ã„ãŸã ãæ©Ÿä¼šãŒã‚ã£ãŸã®ã§ã™ãŒã€ãã®éš›ã€ä¸€ç•ªé©šã‹ã•ã‚ŒãŸã®ãŒã€ã€Œã‚µãƒ¼ãƒãƒ¼ä¸Šã®FPGAã‚’ãƒžãƒ«ãƒãƒ†ãƒŠãƒ³ãƒˆåŒ–ã—ã€ã‚¯ãƒ©ã‚¦ãƒ‰ã‚µãƒ¼ãƒ“ã‚¹ã¨ã—ã¦è²¸ã—å‡ºã™åˆ©ç”¨å½¢æ…‹ã‚’æƒ³å®šã—ã¦ã„ã‚‹ã€ã¨ã®ã‚³ãƒ¡ãƒ³ãƒˆã§ã—ãŸã€‚ ç±³Microsoftç¤¾ã®FPGAã‚¯ãƒ©ã‚¹ã‚¿ãƒ¼ã€ŒCatapultã€ï¼ˆé–¢é€£è¨˜äº‹ï¼‰ã‚„ãƒ‰ãƒ¯ãƒ³ã‚´ï¼ˆé–¢é€£è¨˜äº‹ï¼‰ã®å–ã‚Šçµ„ã¿ã«ä»£è¡¨ã•ã‚Œã‚‹ã‚ˆã†ã«ç¾åœ¨ã€ã‚µãƒ¼ãƒãƒ¼ã«FPGAã‚’å°Žå…¥ã—ã‚ˆã†ã¨ã„ã†æ©Ÿé‹ãŒé«˜ã¾ã£ã¦ã„ã¾ã™ã€‚ ãŸã ã€ãã®å¤šãã¯ã‚ãã¾ã§è‡ªç¤¾ã‚µãƒ¼ãƒ“ã‚¹ã®ãŸã‚ã«FPGAã‚’æ´»ç”¨ã™ã‚‹ã¨ã„ã†ã‚¹ã‚¿ãƒ³ã‚¹ã€‚ã‚µãƒ¼ãƒãƒ¼ã«ã‚ã‚‹FPGAãƒªã‚½ãƒ¼ã‚¹ã‚’ã€ä¸€èˆ¬ã®ãƒ¦ãƒ¼ã‚¶ãƒ¼ä¼æ¥ã«å¯¾ã—ã‚¯ãƒ©ã‚¦ãƒ‰ã‚µãƒ¼ãƒ“ã‚¹äº‹æ¥è€…ãŒãƒ¬ãƒ³ã‚¿ãƒ«ã™ã‚‹ã¨ã„ã†å½¢æ…‹ã¯ã€æƒ³åƒã“ãã§ãã‚‹ã‚‚ã®ã®ã€å®Ÿéš›ã«ç™»å ´ã™ã‚‹ã®ã¯ã‹ãªã‚Šå…ˆãªã®ã“ã¨ã ã‚ã†ã¨è€ƒãˆã¦ã„ã¾ã—
igrep 2015/07/22
æ°—ã«ãªã‚‹ã€‚

FPGA
ãƒªãƒ³ã‚¯
Engadget | Technology News & Reviews
Parrots in captivity seem to enjoy video-chatting with their friends on Messenger
igrep 2015/07/16
"åˆ†æ•£å‡¦ç†ã¨ãƒ‡ãƒ¼ã‚¿èªã¿è¾¼ã¿ã®é«˜é€ŸåŒ–ã§ã‚ã£ã¦...äº‹å‰å‡¦ç†ã¯ã‚«ã‚¹ã‚¿ãƒžã‚¤ã‚ºãŒå¿…è¦ã«ãªã‚‹ã“ã¨ã‚„ã€æ‰±ã†ã‚¿ã‚¹ã‚¯ã‚’é¸ã¶ç‰¹æ€§ã¯ã‚ã‚Šã¾ã™ãŒã€å®‰ä¾¡ãªãƒ•ãƒ©ãƒƒã‚·ãƒ¥ãƒ¡ãƒ¢ãƒªã§é›»åŠ›ã‚„ã‚³ã‚¹ãƒˆã‚’å‰Šæ¸›ã§ãã‚‹ç‚¹ã€æ§‹æˆã®æ‹¡å¼µãŒæ¯”è¼ƒçš„å®¹æ˜“..."

FPGA
ãƒªãƒ³ã‚¯
å¢—ãˆç¶šã‘ã‚‹æƒ…å ±ã«å¯¾å¿œã™ã‚‹ãŸã‚ã®FPGAåŸºç¤ŽçŸ¥è˜
2. FPGAã¨ã¯ â— Field Programmable Gate Array â€“ Field ç¾å ´ã§ â€“ Programmable ãƒ—ãƒã‚°ãƒ©ãƒ å¯èƒ½ãª â€“ Gate è«–ç†ç´ åãŒ â€“ Array ã„ã£ã±ã„ä¸¦ã‚“ã ã‚„ã¤ â— ç¾å ´ã§ãƒ—ãƒã‚°ãƒ©ãƒ ã§ãã‚‹è«–ç†å›žè·¯ 3. å›žè·¯ã‚’ãƒ—ãƒã‚°ãƒ©ãƒ ã§ãã‚‹ â— 1chip MSX â€“ MSXã¨ã„ã†1983å¹´ã®ãƒ‘ã‚½ã‚³ãƒ³è¦æ ¼ã‚’FPGAã§å®Ÿç¾ â€“ Z80 CPU â€“ V9938ãƒ‡ã‚£ã‚¹ãƒ—ãƒ¬ã‚¤ãƒ—ãƒã‚»ãƒƒã‚µ â€“ AY-3-8910ã‚µã‚¦ãƒ³ãƒ‰ã‚¸ã‚§ãƒãƒ¬ãƒ¼ã‚¿(PSG)
igrep 2015/06/25
ã©ã‚“ã©ã‚“æ™‚ä»£ãŒå¤‰ã‚ã‚Šã¾ã™ãªã

FPGA
ãƒªãƒ³ã‚¯
FPGA - Wikipedia
Altera Stratix IV GX FPGA FPGAï¼ˆè‹±: field-programmable gate arrayï¼‰ã¯ã€è£½é€ å¾Œã«è³¼å…¥è€…ã‚„è¨è¨ˆè€…ãŒæ§‹æˆã‚’è¨å®šã§ãã‚‹é›†ç©å›žè·¯ã§ã‚ã‚Šã€åºƒç¾©ã«ã¯PLDï¼ˆãƒ—ãƒã‚°ãƒ©ãƒžãƒ–ãƒ«ãƒã‚¸ãƒƒã‚¯ãƒ‡ãƒã‚¤ã‚¹ï¼‰ã®ä¸€ç¨®ã§ã‚ã‚‹ã€‚ç¾å ´ã§ãƒ—ãƒã‚°ãƒ©ãƒ å¯èƒ½ãªã‚²ãƒ¼ãƒˆã‚¢ãƒ¬ã‚¤ã§ã‚ã‚‹ã“ã¨ã‹ã‚‰ã€ã“ã®ã‚ˆã†ã«å‘¼ã°ã‚Œã¦ã„ã‚‹ã€‚ FPGAã®æ§‹æˆè¨å®šã¯ä¸€èˆ¬ã«ãƒãƒ¼ãƒ‰ã‚¦ã‚§ã‚¢è¨˜è¿°è¨€èªž (HDL) ã‚’ä½¿ã£ã¦æŒ‡å®šã—ã€ãã®ç‚¹ã¯ASICã«è¿‘ã„ã€‚FPGAã¯ASICã§å®Ÿè£…ã§ãã‚‹ä»»æ„ã®è«–ç†æ©Ÿèƒ½ã‚’å®Ÿè£…ã§ãã‚‹ã€‚å‡ºè·å¾Œã«æ©Ÿèƒ½ã‚’æ›´æ–°ã§ãã€è¨è¨ˆé¢ã§éƒ¨åˆ†çš„ã«å†æ§‹æˆã§ã[1]ã€ASICè¨è¨ˆã‚ˆã‚Šã‚¨ãƒ³ã‚¸ãƒ‹ã‚¢ãƒªãƒ³ã‚°ã‚³ã‚¹ãƒˆãŒä½Žã„ç‚¹ãªã©ãŒå¤šãã®ç”¨é€”ã§åˆ©ç‚¹ã¨ãªã‚‹[2]ã€‚ FPGAã«å«ã¾ã‚Œã‚‹ãƒ—ãƒã‚°ãƒ©ãƒ å¯èƒ½ãªè«–ç†ã‚³ãƒ³ãƒãƒ¼ãƒãƒ³ãƒˆã‚’ã€Œè«–ç†ãƒ–ãƒãƒƒã‚¯ã€ãªã©ã¨å‘¼ã³ã€ãã‚Œã‚‰è«–ç†ãƒ–ãƒãƒƒã‚¯é–“ã‚’ç›¸äº’æŽ¥ç¶šã™ã‚‹å†æ§‹æˆå¯èƒ½ãªé…ç·šéšŽå±¤ãŒã‚ã‚‹ã€‚ã“ã®æ§‹æˆã«ã‚ˆã£ã¦ã„ã‚ã°ãƒ¯ãƒ³ãƒãƒƒ
igrep 2014/12/17
â€œFPGAï¼ˆè‹±: field-programmable gate arrayï¼‰ã¯ã€è£½é€ å¾Œã«è³¼å…¥è€…ã‚„è¨è¨ˆè€…ãŒæ§‹æˆã‚’è¨å®šã§ãã‚‹é›†ç©å›žè·¯ã§ã‚ã‚Šã€åºƒç¾©ã«ã¯PLDï¼ˆãƒ—ãƒã‚°ãƒ©ãƒžãƒ–ãƒ«ãƒã‚¸ãƒƒã‚¯ãƒ‡ãƒã‚¤ã‚¹ï¼‰ã®ä¸€ç¨®â€

FPGA

cpu
ãƒªãƒ³ã‚¯
1