[B! msi-x] yassã®ãƒ–ãƒƒã‚¯ãƒžãƒ¼ã‚¯

yass id:yass

msi-xã«é–¢ã™ã‚‹yassã®ãƒ–ãƒƒã‚¯ãƒžãƒ¼ã‚¯ (13)

${{author_name}}$

{{{comment_expanded}}}

{{label}}

{{#is_bookmark}}ãƒªã‚¹ãƒˆ{{/is_bookmark}}{{^is_bookmark}}ãƒªãƒ³ã‚¯{{/is_bookmark}}

${{author_name}}$
{{author_name}}{{created}}
{{ #comment }}{{ comment }}{{ /comment }}
- {{ label }}

${{author_name}}$

{{{comment_expanded}}}

{{label}}

{{#is_bookmark}}ãƒªã‚¹ãƒˆ{{/is_bookmark}}{{^is_bookmark}}ãƒªãƒ³ã‚¯{{/is_bookmark}}

ãƒ‘ã‚±ãƒƒãƒˆè»¢é€ã‚’æ”¯ãˆã‚‹æŠ€è¡“ æµ·è€æ¾¤å¥å¤ªéƒŽï¼ ãƒ‘ãƒ©ãƒ¬ãƒ«ã‚¹æ ªå¼ä¼šç¤¾
S9 ä»®æƒ³åŒ–æ™‚ä»£ã®ãƒ‘ã‚±ãƒƒãƒˆãƒ•ã‚©ãƒ¯ãƒ¼ãƒ‡ã‚£ãƒ³ã‚° Internet Week 2011 ãƒ‘ã‚±ãƒƒãƒˆè»¢é€ã‚’æ”¯ãˆã‚‹æŠ€è¡“ æµ·è€æ¾¤ å¥å¤ªéƒŽ ï¼ ãƒ‘ãƒ©ãƒ¬ãƒ«ã‚¹æ ªå¼ä¼šç¤¾ Twitter: @ebiken S9 ä»®æƒ³åŒ–æ™‚ä»£ã®ãƒ‘ã‚±ãƒƒãƒˆãƒ•ã‚©ãƒ¯ãƒ¼ãƒ‡ã‚£ãƒ³ã‚° Internet Week 2011 ã‚µãƒ¼ãƒãƒ¼ã®ç‰©ç†æ§‹é€ 2 CPU0 CPU1 DIMM DIMM MEM DIMM DIMM MEM IOH (Chipset) PCIe device (NIC) PCIe device (NIC) PCI Express (PCIe) QPI S9 ä»®æƒ³åŒ–æ™‚ä»£ã®ãƒ‘ã‚±ãƒƒãƒˆãƒ•ã‚©ãƒ¯ãƒ¼ãƒ‡ã‚£ãƒ³ã‚° Internet Week 2011 ãƒ‘ã‚±ãƒƒãƒˆã®æµã‚Œ CPU0 CPU1 DIMM DIMM MEM DIMM DIMM MEM IOH (Chipset) PCIe device (NIC) PCIe device (NIC) INPUT OU
yass 2013/06/09
network

nic

tcp

PCIe

msi-x

SR-IOV
ãƒªãƒ³ã‚¯
Performance tuning Intel NICs - Server Fault Blog
We recently changed the NICs in our web tier and primary database servers from Broadcom to Intel based NICs based on some â€¦ issues we had been having. After we put them in they worked reasonably well, but we knew that they could be faster and push more data. When I started to dig into just what we could do to tweak the pleathora of settings for the new NICs I found a few settings that would probab
yass 2013/06/09
" Turned on Intel I/OAT / Adjusted Send and Recieve buffers to 2048 (max allowed) / Turned off interrupt moderation / Increased the Receive Side Scaling Queues from 1 to 4 / RSS will only use real physical cores to process TCP connections, you are not able to use this with hyper thread cores. "

NIC

intel

msi-x

RSS

network

cpu

DCA

ioat

interrupt
ãƒªãƒ³ã‚¯
Dual Socket ãª PC ã®å‰²ã‚Šè¾¼ã¿ã«ä»˜ã„ã¦
ãƒ‡ãƒ¥ã‚¢ãƒ«ã‚½ã‚±ãƒƒãƒˆã€ã¤ã¾ã‚ŠCPUã‚’ï¼’å€‹æè¼‰ã™ã‚‹ãƒžã‚¶ãƒ¼ãƒœãƒ¼ãƒ‰é™å®šã§è‡ªä½œPCã‚’æ¥½ã—ã‚€ç†è€…ã®æ§˜åã‚’æ™’ã—ã¦ã‚†ãã¾ã™ã€‚ ä»Šå›žã¯ã€PCã®å‰²ã‚Šè¾¼ã¿ï¼ˆInterruptï¼‰å‡¦ç†ã«ä»˜ã„ã¦ã€åŸºæœ¬çš„ãªæ‰€ã‹ã‚‰ Dual Socket ã§ã®å‰²ã‚Šè¾¼ã¿å‡¦ç†ã¾ã§ã‚’ç°¡å˜ã«ã¾ã¨ã‚ã¦ã¿ã¾ã™ã€‚ï¼ˆåŸºæœ¬çš„ã«ã¯è‡ªåˆ†ç”¨ãƒ¡ãƒ¢ã§ã€ç¾åœ¨ç·¨é›†ä¸ã§ã™ï¼‰ ç†è€…ã®çŸ¥ã‚‹å‰²ã‚Šè¾¼ã¿å‡¦ç†ã«ã¯å¤§ããåˆ†ã‘ã¦ï¼“ã‚¿ã‚¤ãƒ—ï¼ˆã‚½ãƒ•ãƒˆå‰²ã‚Šè¾¼ã¿ã€ãƒãƒ¼ãƒ‰å‰²ã‚Šè¾¼ã¿ã€NMI(å¼·åˆ¶å‰²ã‚Šè¾¼ã¿)ï¼‰ãŒæœ‰ã‚Šã¾ã™ãŒã€ä»Šå›žã®è¨˜äº‹ã®å¯¾è±¡ã¯I/Oãƒ‡ãƒã‚¤ã‚¹ã®ãƒãƒ¼ãƒ‰å‰²ã‚Šè¾¼ã¿ã«ä»˜ã„ã¦ã§ã™ã€‚ä½™è«‡ã§ã™ãŒã‚½ãƒ•ãƒˆå‰²ã‚Šè¾¼ã¿ã¯ä¾‹å¤–å‡¦ç†ã¨ã‚‚è¨€ã‚ã‚Œä»£è¡¨çš„ãªã‚‚ã®ã«NullPointerExceptionãªã©ãŒæœ‰ã‚Šã¾ã™ã€‚ ç™ºç«¯ã¯ å…ˆæ—¥ã®è¨˜äº‹ ã§ã™ã€‚ ä¾‹ãˆã°ä¸‹å›³ã®æ§˜ãªNUMAæ§‹æˆã§CPU1ã§å‹•ä½œã—ã¦ã„ã‚‹ã‚¢ãƒ—ãƒªãŒCPU2ã®I/Oãƒã‚¹ã«æŽ¥ç¶šã•ã‚ŒãŸãƒ‡ãƒã‚¤ã‚¹ã‚’åˆ©ç”¨ã™ã‚‹å ´åˆã€å‰²ã‚Šè¾¼ã¿ã®çµŒè·¯ã‚„ãƒ‰ãƒ©ã‚¤ãƒã¨ã®é–¢ä¿‚ã«ä»˜ã„ã¦è©³ã—ãèª¿ã¹ã‚ˆã†ã¨æ€ã£ãŸè¨³ã§
yass 2013/06/09
NUMA

CPU

interrupt

pci

msi-x
ãƒªãƒ³ã‚¯
10GbEæ™‚ä»£ã®ãƒãƒƒãƒˆãƒ¯ãƒ¼ã‚¯I/Oé«˜é€ŸåŒ–
10GbEã€40GbEãªã©ã®æ¥µã‚ã¦é«˜é€Ÿãªé€šä¿¡ã‚’ã‚µãƒãƒ¼ãƒˆã™ã‚‹NICãŒã€PCã‚µãƒ¼ãƒã®é ˜åŸŸã§ã‚‚ä½¿ã‚ã‚Œã‚‹ã‚ˆã†ã«ãªã£ã¦ãã¦ã„ã‚‹ã€‚ ã“ã®ã‚ˆã†ãªé€Ÿåº¦ã®é€šä¿¡ã‚’ã‚½ãƒ•ãƒˆã‚¦ã‚§ã‚¢ï¼ˆOSï¼‰ã§å‡¦ç†ã—é«˜ã„æ€§èƒ½ã‚’å¾—ã‚‹ã«ã¯æ§˜ã€…ãªéšœå®³ãŒã‚ã‚Šã€ãƒãƒ¼ãƒ‰ã‚¦ã‚§ã‚¢ãƒ»ã‚½ãƒ•ãƒˆã‚¦ã‚§ã‚¢ä¸¡é¢ã®å®Ÿè£…ã‚’è¦‹ç›´ã™å¿…è¦ãŒã‚ã‚‹ã€‚ æœ¬ã‚»ãƒƒã‚·ãƒ§ãƒ³ã§ã¯ã€ãƒãƒ¼ãƒ‰ã‚¦ã‚§ã‚¢ãƒ»ã‚½ãƒ•ãƒˆã‚¦ã‚§ã‚¢ä¸¡é¢ã«ã©ã®ã‚ˆã†ãªæ”¹è‰¯ãŒè¡Œã‚ã‚Œã¦ãã¦ãŠã‚Šã€æ€§èƒ½ã‚’å¼•ãå‡ºã™ã«ã¯ã©ã®ã‚ˆã†ã«ã“ã‚Œã‚‰ã‚’ä½¿ç”¨ã—ãŸã‚‰ã‚ˆã„ã®ã‹ã«ã¤ã„ã¦ç´¹ä»‹ã™ã‚‹ã€‚Read less
yass 2013/06/09
nic

interrupt

offload

RSS

RFS

RPS

cpu

multiqueue

msi-x

XPS
ãƒªãƒ³ã‚¯
ãƒžãƒ«ãƒã‚³ã‚¢ã¨ãƒãƒƒãƒˆãƒ¯ãƒ¼ã‚¯ã‚¹ã‚¿ãƒƒã‚¯ã®é«˜é€ŸåŒ–æŠ€æ³•
7. Network stack in 4.3BSD Process(User) Process(Kernel) HW Intr Handler SW Intr Handler ãƒ‘ã‚±ãƒƒãƒˆå—ä¿¡ ãƒ—ãƒãƒˆã‚³ãƒ«å‡¦ç† ã‚½ã‚±ãƒƒãƒˆ å—ä¿¡å‡¦ç† ãƒ¦ãƒ¼ã‚¶ ãƒ—ãƒã‚°ãƒ©ãƒ user buï¬€er input queue socket queue ãƒ‘ã‚±ãƒƒãƒˆ ã‚·ã‚¹ãƒ†ãƒ ã‚³ãƒ¼ãƒ« ãƒ—ãƒã‚»ã‚¹èµ·åºŠ ã‚½ãƒ•ãƒˆã‚¦ã‚§ã‚¢å‰²ã‚Šè¾¼ã¿ã‚¹ã‚±ã‚¸ãƒ¥ãƒ¼ãƒ« ãƒãƒ¼ãƒ‰ã‚¦ã‚§ã‚¢å‰²ã‚Šè¾¼ã¿ ãƒ¦ãƒ¼ã‚¶ç©ºé–“ã¸ã‚³ãƒ”ãƒ¼ 13å¹´4æœˆ23æ—¥ç«æ›œæ—¥
yass 2013/04/23
nic

cpu

rss

offload

interrupt

intel

RPS

msi-x

DDIO

ioat
ãƒªãƒ³ã‚¯
IntelÂ® Wireless Solutions - Wireless Products and Wi-Fi Technology
Using Intel.com Search You can easily search the entire Intel.com site in several ways. Brand Name: Core i9 Document Number: 123456 Code Name: Emerald Rapids Special Operators: â€œIce Lakeâ€, Ice AND Lake, Ice OR Lake, Ice* Quick Links You can also try the quick links below to see results for most popular searches. Product Information Support Drivers & Software
yass 2012/12/24
intel

network

nic

dca

msi-x

ioat

interrupt
ãƒªãƒ³ã‚¯
MSI-X â€“ the right way to spread interrupt load - Alex on Linux
yass 2012/12/24
msi-x

apic

interrupt

nic
ãƒªãƒ³ã‚¯
RSS with Message Signaled Interrupts - Windows drivers
yass 2012/12/23
nic

rss

msi-x

interrupt
ãƒªãƒ³ã‚¯
Diving into the Linux Networking Stack, Part I | Beyond Syntax | Michael J. Schultz
This is the first part of a (planned) multi-part series on receiving a network packet on a modern Linux kernel. Have you ever wondered what happens when your Linux machine gets a packet from the network? I have, but most of the information I've seen is concerned with the 2.4.x kernel. For my own sake, I decided to take a walk through the Linux networking stack (using Linux kernel 2.6.37) and thoug
yass 2012/12/23
Linux

Network

kernel

nic

cpu

interrupt

rss

napi

msi-x

dma
ãƒªãƒ³ã‚¯
ã‚³ãƒ³ãƒ”ãƒ¥ãƒ¼ã‚¿ã‚¢ãƒ¼ã‚ãƒ†ã‚¯ãƒãƒ£ I/Oå…¥é–€
qpstudy2012.05 session by @hasegaw http://www.zusaar.com/event/273001 Read less
yass 2012/12/23
CPU

IO

interrupt

msi-x
ãƒªãƒ³ã‚¯
Assigning Interrupts to Processor Cores using an Intel(r) 82575/82576 or 82598/82599 Ethernet Controller
319935-002 Assigning Interrupts to Processor Cores using an IntelÂ® 82575/82576 or 82598/82599 Ethernet Controller September 2009 ndefi undefined undefined undefined undefine undefined undefined undefined undefined undefined undefined undefined d undefined undefined undefined undefined undefined undefined undefined undefined undefined undefined un ed undefined undefined undefined undefined undefine
yass 2012/12/22
intel

nic

cpu

interrupt

rss

MSI-X

affinity
ãƒªãƒ³ã‚¯
Receive-Side Scalingã«ã¤ã„ã¦ã®èª¿æŸ»ãƒ¡ãƒ¢ - syuu1228's blog
Kernel/VM Advent Calendar ï¼”æ—¥ç›®: Linuxã®ãƒãƒƒãƒˆãƒ¯ãƒ¼ã‚¯ã‚¹ã‚¿ãƒƒã‚¯ã®ã‚¹ã‚±ãƒ¼ãƒ©ãƒ“ãƒªãƒ†ã‚£ã«ã¤ã„ã¦ - ã‹ãƒ¼ãã‚‹ãƒ»ã†ã‚›ã„ãˆã‚€ã«ã£ãã§æ›¸ã„ãŸReceive-Side Scalingã®è¨˜è¿°ãŒæœªã ç†è§£ãŒè¶³ã‚Šãšä¸æ£ç¢ºã ã¨æ€ã£ãŸã®ã§ã€èª¿ã¹ç›´ã—ã¦ã¿ã¦ã‚‹æ‰€ã€‚ Multi-queueãªNICã£ã¦ãªã« RPSææ¡ˆã®ãƒ¡ãƒ¼ãƒ«ã«ã“ã‚“ãªäº‹ãŒæ›¸ã„ã¦ã‚ã‚‹ï¼š This effectively emulates in software what a multi-queue NIC can provide, but is generic requiring no device support. è¦ç´„ã™ã‚‹ã¨ã€Œmulti-queue NICãŒæä¾›ã—ã¦ã„ã‚‹æ©Ÿèƒ½ã‚’ã‚½ãƒ•ãƒˆã‚¦ã‚§ã‚¢ã‚¨ãƒŸãƒ¥ãƒ¬ãƒ¼ãƒˆã™ã‚‹ã®ãŒRPSã€ â†’ã˜ã‚ƒã‚multi-queueãªNICã£ã¦ã©ã‚Œã§ã€ã©ã‚“ãªæ©Ÿèƒ½ã‚’æä¾›ã—ã¦ã‚‹ã‚“ã ã‚ã†ï¼Ÿ ãã‚Œã‚‰ã—ã„NICã‚’æŽ¢ã—ã¦
yass 2012/08/10
CPU

NIC

RSS

interrupt

linux

multiqueue

network

msi-x
ãƒªãƒ³ã‚¯
RHEL6ã®ãƒžãƒ«ãƒã‚ãƒ¥ãƒ¼ã§åŠ¹çŽ‡çš„ãªãƒãƒƒãƒˆãƒ¯ãƒ¼ã‚¯ã®ä»˜åŠ åˆ†æ•£
yass 2012/08/10
CPU

NIC

dell

interrupt

linux

network

red hat

multiqueue

msi-x
ãƒªãƒ³ã‚¯
1