[B! fpga] y_uukiã®ãƒ–ãƒƒã‚¯ãƒžãƒ¼ã‚¯

y_uuki id:y_uuki

fpgaã«é–¢ã™ã‚‹y_uukiã®ãƒ–ãƒƒã‚¯ãƒžãƒ¼ã‚¯ (10)

${{author_name}}$

{{{comment_expanded}}}

{{label}}

{{#is_bookmark}}ãƒªã‚¹ãƒˆ{{/is_bookmark}}{{^is_bookmark}}ãƒªãƒ³ã‚¯{{/is_bookmark}}

${{author_name}}$
{{author_name}}{{created}}
{{ #comment }}{{ comment }}{{ /comment }}
- {{ label }}

${{author_name}}$

{{{comment_expanded}}}

{{label}}

{{#is_bookmark}}ãƒªã‚¹ãƒˆ{{/is_bookmark}}{{^is_bookmark}}ãƒªãƒ³ã‚¯{{/is_bookmark}}

ã‚½ãƒ•ãƒˆã‚¦ã‚§ã‚¢æŠ€è¡“è€…ã‹ã‚‰è¦‹ãŸFPGAã®é…åŠ›ã¨å¯èƒ½æ€§
3. ã¯ã˜ã‚ã«ï¼šISPã®ç´¹ä»‹ â– æ‰€å±žï¼šï¼ˆæ ªï¼‰ã‚·ã‚¹ãƒ†ãƒ è¨ˆç”»ç ”ç©¶æ‰€ï¼ISP â– 1977å¹´å‰µæ¥ã®ç‹¬ç«‹ç³»ç ”ç©¶é–‹ç™ºåž‹ã®ã‚½ãƒ•ãƒˆã‚¦ã‚§ã‚¢é–‹ç™ºä¼šç¤¾ã§ã™ã€‚ â– ISPã®äº‹æ¥åˆ†é‡Ž â– åŒ»ç™‚æƒ…å ±ãƒ»Webã‚¢ãƒ—ãƒªã‚±ãƒ¼ã‚·ãƒ§ãƒ³ã‚·ã‚¹ãƒ†ãƒ äº‹æ¥ â– é€šä¿¡ãƒ»ãƒãƒƒãƒˆãƒ¯ãƒ¼ã‚¯ãƒ»åˆ¶å¾¡ãƒ»å®‡å®™ã‚·ã‚¹ãƒ†ãƒ äº‹æ¥ â– AIã‚·ã‚¹ãƒ†ãƒ äº‹æ¥ â– ç”»åƒå‡¦ç†ã‚·ã‚¹ãƒ†ãƒ äº‹æ¥ â– ç‹¬è‡ªã®ç”»åƒå‡¦ç†ã‚¢ãƒ«ã‚´ãƒªã‚ºãƒ é–‹ç™ºï¼šROBUSKEYç‰ï¼ˆGPU/CUDAï¼‰ 4. ã¯ã˜ã‚ã«ï¼šISPã®ç´¹ä»‹ â– æ‰€å±žï¼šï¼ˆæ ªï¼‰ã‚·ã‚¹ãƒ†ãƒ è¨ˆç”»ç ”ç©¶æ‰€ï¼ISP â– 1977å¹´å‰µæ¥ã®ç‹¬ç«‹ç³»ç ”ç©¶é–‹ç™ºåž‹ã®ã‚½ãƒ•ãƒˆã‚¦ã‚§ã‚¢é–‹ç™ºä¼šç¤¾ã§ã™ã€‚ â– ISPã®äº‹æ¥åˆ†é‡Ž â– åŒ»ç™‚æƒ…å ±ãƒ»Webã‚¢ãƒ—ãƒªã‚±ãƒ¼ã‚·ãƒ§ãƒ³ã‚·ã‚¹ãƒ†ãƒ äº‹æ¥ â– é€šä¿¡ãƒ»ãƒãƒƒãƒˆãƒ¯ãƒ¼ã‚¯ãƒ»åˆ¶å¾¡ãƒ»å®‡å®™ã‚·ã‚¹ãƒ†ãƒ äº‹æ¥ â– AIã‚·ã‚¹ãƒ†ãƒ äº‹æ¥ â– ç”»åƒå‡¦ç†ã‚·ã‚¹ãƒ†ãƒ äº‹æ¥ â– ç‹¬è‡ªã®ç”»åƒå‡¦ç†ã‚¢ãƒ«ã‚´ãƒªã‚ºãƒ é–‹ç™ºï¼šROBUSKEYç‰ â– ã‚¢ãƒˆãƒ©ã‚¯ã‚·ãƒ§ãƒ³ã‚·ã‚¹ãƒ†ãƒ é–‹ç™ºï¼šèµ¤å¤–ç·šé€šä¿¡ãƒœãƒ¼ãƒ‰ã®è£½
y_uuki 2018/03/31
fpga
ãƒªãƒ³ã‚¯
Linux OSã‹ã‚‰FPGAã‚’é€éŽçš„ã«åˆ©ç”¨ã™ã‚‹æ§‹æƒ³ã€‚æ–‡å—åˆ—å‡¦ç†ã‚’CPUã‹ã‚‰FPGAã¸ã‚ªãƒ•ãƒãƒ¼ãƒ‰ã§10å€é€Ÿã«ãªã£ãŸç ”ç©¶çµæžœã‚’ãƒŸãƒ©ã‚¯ãƒ«ãƒ»ãƒªãƒŠãƒƒã‚¯ã‚¹ãŒç™ºè¡¨
Linux OSã‹ã‚‰FPGAã‚’é€éŽçš„ã«åˆ©ç”¨ã™ã‚‹æ§‹æƒ³ã€‚æ–‡å—åˆ—å‡¦ç†ã‚’CPUã‹ã‚‰FPGAã¸ã‚ªãƒ•ãƒãƒ¼ãƒ‰ã§10å€é€Ÿã«ãªã£ãŸç ”ç©¶çµæžœã‚’ãƒŸãƒ©ã‚¯ãƒ«ãƒ»ãƒªãƒŠãƒƒã‚¯ã‚¹ãŒç™ºè¡¨ ãƒ—ãƒã‚»ãƒƒã‚µå†…éƒ¨ã®ãƒã‚¸ãƒƒã‚¯ã‚’ã‚½ãƒ•ãƒˆã‚¦ã‚§ã‚¢ã§å‹•çš„ã«æ›¸ãæ›ãˆã‚‹ã“ã¨ãŒã§ãã‚‹FPGAã¯ã€ã‚¢ãƒ—ãƒªã‚±ãƒ¼ã‚·ãƒ§ãƒ³ã”ã¨ã«ãƒã‚¸ãƒƒã‚¯ã‚’æœ€é©åŒ–ã§ãã‚‹ãŸã‚ã€x86ãªã©ã®æ±Žç”¨ãƒ—ãƒã‚»ãƒƒã‚µã‚ˆã‚Šã‚‚é«˜é€Ÿã‹ã¤åŠ¹çŽ‡çš„ãªã‚¢ãƒ—ãƒªã‚±ãƒ¼ã‚·ãƒ§ãƒ³ã®å®Ÿè¡ŒãŒå¯èƒ½ã«ãªã‚‹ã¨æ³¨ç›®ã•ã‚Œã¦ã„ã¾ã™ã€‚ ç‰¹ã«ã€ä»Šå¹´ã®1æœˆã«ã‚¤ãƒ³ãƒ†ãƒ«ãŒFPGAå¤§æ‰‹ã®ã‚¢ãƒ«ãƒ†ãƒ©ã‚’è²·åŽã—ã€Xeonã«FPGAã‚’çµ±åˆã™ã‚‹ã¨ã„ã†å°†æ¥è¨ˆç”»ã‚’ç™ºè¡¨ã—ã¦ã‹ã‚‰ã€FPGAã¸ã®æ³¨ç›®åº¦ã¯ã•ã‚‰ã«é«˜ã¾ã£ã¦ã„ã¾ã™ã€‚ ã—ã‹ã—ã„ã¾ã®ã¨ã“ã‚ã€FPGAã‚’ã‚¢ãƒ—ãƒªã‚±ãƒ¼ã‚·ãƒ§ãƒ³ã‹ã‚‰åˆ©ç”¨ã™ã‚‹ã«ã¯ã€ãƒã‚¸ãƒƒã‚¯ã‚’é–‹ç™ºãƒ„ãƒ¼ãƒ«ãªã©ã‚’ç”¨ã„ã¦FPGAã«æ›¸ãè¾¼ã¿ã€ãã‚Œã‚’ãƒ‡ãƒã‚¤ã‚¹ãƒ‰ãƒ©ã‚¤ãƒã‚’çµŒç”±ã—ã¦ãƒ•ãƒ¬ãƒ¼ãƒ ãƒ¯ãƒ¼ã‚¯ãªã©ã‚’é€šã˜ã¦åˆ©ç”¨ã™ã‚‹ã¨ã„ã†ã‚‚ã®ã«ãªã‚Šã¾ã™ã€‚ ã“ã‚Œã‚’ã‚‚ã£ã¨ç°¡å˜ã«ã—ã‚ˆã†ã¨ã„ã†æ§‹æƒ³ã‚’æ˜Žã‚‰ã‹ã«ã—ãŸ
y_uuki 2016/12/05
fpga

CPU
ãƒªãƒ³ã‚¯
ä»Šã©ãCPUã ã‘ã§å¤§ä¸ˆå¤«ï¼Ÿãƒ“ãƒƒã‚°ãƒ‡ãƒ¼ã‚¿ã‚„äººå·¥çŸ¥èƒ½ã§GPU/FPGAã‚’ä½¿ã†å‰ã«çŸ¥ã£ã¦ãŠããŸã„â€œãƒãƒ¼ãƒ‰å±‹â€ã¨â€œã‚½ãƒ•ãƒˆå±‹â€ã®é•ã„
é–¢é€£è¨˜äº‹ ã€ŒBig Surã€ã¯ãƒ‹ãƒ¥ãƒ¼ãƒ©ãƒ«ãƒãƒƒãƒˆãƒ¯ãƒ¼ã‚¯ã‚·ã‚¹ãƒ†ãƒ ã®ãŸã‚ã«ãƒ•ã‚§ã‚¤ã‚¹ãƒ–ãƒƒã‚¯ãŒè¨è¨ˆã—ãŸãƒãƒ¼ãƒ‰ã‚¦ã‚¨ã‚¢ ç±³ãƒ•ã‚§ã‚¤ã‚¹ãƒ–ãƒƒã‚¯ã¯ã€Œãƒ‹ãƒ¥ãƒ¼ãƒ©ãƒ«ãƒãƒƒãƒˆãƒ¯ãƒ¼ã‚¯ã‚·ã‚¹ãƒ†ãƒ å‘ã‘ã€ã¨ã„ã†ãƒãƒ¼ãƒ‰ã‚¦ã‚¨ã‚¢ã‚¢ãƒ¼ã‚ãƒ†ã‚¯ãƒãƒ£ã€ŒBig Surã€ã‚’ã‚ªãƒ¼ãƒ—ãƒ³ã‚½ãƒ¼ã‚¹ã§å…¬é–‹ã—ãŸã€‚ AWSï¼Azureä¸Šã§TensorFlowã€CNTKã‚’â€•â€•æ©Ÿæ¢°å¦ç¿’ç’°å¢ƒã®ãƒžãƒãƒ¼ã‚¸ãƒ‰ã‚µãƒ¼ãƒ“ã‚¹ãŒç™»å ´ ã‚¯ãƒ©ã‚¹ã‚ãƒ£ãƒƒãƒˆãŒã€æ©Ÿæ¢°å¦ç¿’ç’°å¢ƒã®ãƒžãƒãƒ¼ã‚¸ãƒ‰ã‚µãƒ¼ãƒ“ã‚¹ã€ŒClassCat Deep Learning Service v2ã€ã®æä¾›ã‚’ç™ºè¡¨ã—ãŸã€‚Amazon Web Servicesã¨Microsoft Azureã«å¯¾å¿œã™ã‚‹ã€‚ ã‚¶ã‚¤ãƒªãƒ³ã‚¯ã‚¹ã€OpenCLã€Cï¼C++ã§FPGAã‚¢ã‚¯ã‚»ãƒ©ãƒ¬ãƒ¼ã‚·ãƒ§ãƒ³ã‚’è¡Œã†é–‹ç™ºç’°å¢ƒæœ€æ–°ç‰ˆã®ãƒªãƒªãƒ¼ã‚¹ã‚’ç™ºè¡¨ ã‚¶ã‚¤ãƒªãƒ³ã‚¯ã‚¹ã¯5æœˆ26æ—¥ï¼ˆç±³å›½æ™‚é–“ï¼‰ã€FPGAã‚’ä½¿ç”¨ã—ãŸã‚¢ã‚¯ã‚»ãƒ©ãƒ¬ãƒ¼ã‚¿ãƒ¼é–‹ç™ºç’°å¢ƒã®æœ€æ–°ç‰ˆã€ŒSDAccelé–‹ç™ºç’°å¢ƒ2015.1ã€ã®ãƒªãƒªãƒ¼
y_uuki 2016/05/10
CPU

GPU

fpga
ãƒªãƒ³ã‚¯
FPGAã‚¨ã‚¯ã‚¹ãƒˆãƒªãƒ¼ãƒ ãƒ»ã‚³ãƒ³ãƒ”ãƒ¥ãƒ¼ãƒ†ã‚£ãƒ³ã‚° ç¬¬6å›ž (2015/02/01 13:30ã€œ)
ã‚‚ã†CPUã«ç¸›ã‚‰ã‚ŒãŸã‚³ãƒ³ãƒ”ãƒ¥ãƒ¼ãƒ†ã‚£ãƒ³ã‚°ã¯é£½ããŸï¼FPGAã®æ–°ã—ã„éŠã³æ–¹ã‚’è€ƒãˆã‚‹ä¼šã§ã™ã€‚éŽåŽ»ã®fpgaxã«ã¤ã„ã¦ã¯ã“ã¡ã‚‰ã‚’ã©ã†ãžã€‚ ã‚»ãƒƒã‚·ãƒ§ãƒ³å†…å®¹ 1:30pm: ãˆã³ã•ã‚ã•ã‚“ã€ŒFPGAã§ä½œã‚‹OpenFlow Switchã€ OpenFlow Switchã¯å¾“æ¥ã® Layer 2/3 Switchã¨ç•°ãªã‚Šã€ã‚ˆã‚ŠæŸ”è»Ÿãªãƒ‘ã‚±ãƒƒãƒˆãƒžãƒƒãƒãƒ³ã‚°ãƒ»å¤‰æ›ãƒ»è»¢é€å‡¦ç†ã‚’å®Ÿç¾ã™ã‚‹ãŸã‚ã€å¾“æ¥ã®ãƒãƒƒãƒˆãƒ¯ãƒ¼ã‚¯ãƒ»ãƒ—ãƒã‚»ãƒƒã‚µã¨ã¯ç•°ãªã‚‹è¨è¨ˆãŒå¿…è¦ã¨ãªã‚Šã¾ã™ã€‚æœ¬ç™ºè¡¨ã§ã¯ã€æ—¢å˜ã®ãƒãƒƒãƒˆãƒ¯ãƒ¼ã‚¯ãƒ»ãƒ—ãƒã‚»ãƒƒã‚µã§ã¯ãªãã€FPGAã‚’ç”¨ã„ãŸç‹¬è‡ªè¨è¨ˆã«ã‚ˆã‚‹OpenFlow Switchã®é–‹ç™ºçµŒé¨“ã‚’å…ƒã«ã€ãƒãƒ¼ãƒ‰ã‚¦ã‚§ã‚¢å‡¦ç†ã«ã‹ã‹ã‚ã‚‹OpenFlowã®æ©Ÿèƒ½æ¦‚è¦ã¨ã€FPGAã‚’ç”¨ã„ãŸå®Ÿç¾æ–¹æ³•ã‚„èª²é¡Œã«ã¤ã„ã¦è§£èª¬ã—ã¾ã™ã€‚ 2:00pm: ãƒ•ã‚£ãƒƒã‚¯ã‚¹ã‚¿ãƒ¼ã‚ºãƒ»ã„ã„ã¥ã‹ã•ã‚“ã€ŒOpenCLã§FPGAãƒ—ãƒã‚°ãƒ©ãƒŸãƒ³ã‚°ã€ ãƒžãƒ«ãƒã‚³ã‚¢CPUã€GPUã€DSPç‰ãŒæ··åœ¨ã—ãŸã€
y_uuki 2015/01/05
ãƒ¤ãƒã„ "FPGA NICã‚ãƒ£ãƒƒã‚·ãƒ¥ã«ã‚ˆã‚‹memcachedé«˜é€ŸåŒ–"

fpga
ãƒªãƒ³ã‚¯
ã‚¤ãƒ³ãƒ†ãƒ«ãŒæ±‚ã‚ã‚‹ã€ŒFPGAã‚¢ãƒ—ãƒªã‚±ãƒ¼ã‚·ãƒ§ãƒ³ã‚¨ãƒ³ã‚¸ãƒ‹ã‚¢ã€ã¨ã¯ã“ã‚“ãªäºº - Qiita
ãªã‚“ã¨ã‚¤ãƒ³ãƒ†ãƒ«ãŒã€FPGAã‚¢ãƒ—ãƒªã‚±ãƒ¼ã‚·ãƒ§ãƒ³ ã‚¨ãƒ³ã‚¸ãƒ‹ã‚¢ãªã‚‹è·ç¨®ã§æ±‚äººã‚’å§‹ã‚ã¦ãŸã€‚ From Jobs at Intel ã“ã®å‹Ÿé›†è¦é …ãŒã„ã‚ã„ã‚å‘³ã‚ã„æ·±ã„ã®ã§ã€ã¾ã¨ã‚ã¦ã¿ãŸã€‚ ç›®çš„ï¼šæ¬¡ä¸–ä»£ã®ã‚¯ãƒ©ã‚¦ãƒ‰ã‚’FPGAã§ã¤ãã‚‹ The DCG/CPG (Data Center Group/Cloud Platform Group) team develops techno logies that accelerate cloud computing. We are looking for FPGA Application Engineers to help us deliver the next generation cloud computing platforms. ç›®çš„ã¯ãšã°ã‚Šã€ã€Œæ¬¡ä¸–ä»£ã‚¯ãƒ©ã‚¦ãƒ‰ãƒ—ãƒ©ãƒƒãƒˆãƒ•ã‚©ãƒ¼ãƒ ã®æ§‹ç¯‰ã€ã€‚å˜ãªã‚‹çµ„ã¿è¾¼ã¿ãƒ‡ãƒã‚¤ã‚¹ã®é–‹ç™ºã˜ã‚ƒãªãã¦ã€ãƒ‡ãƒ¼ã‚¿ã‚»ãƒ³ã‚¿ãƒ¼ï¼ã‚¯ãƒ©ã‚¦ãƒ‰ãƒ—ãƒ©ãƒƒãƒˆãƒ•ã‚©ãƒ¼
y_uuki 2014/12/19
fpga
ãƒªãƒ³ã‚¯
ãƒžã‚¤ã‚¯ãƒã‚½ãƒ•ãƒˆã¯ã©ã†ã‚„ã£ã¦Bingã‚’FPGAã§å®Ÿè£…ã—ãŸã‹ - Qiita
ãƒ‰ãƒ¯ãƒ³ã‚´ãŒãƒ‹ã‚³å‹•ã®ç”»åƒé…ä¿¡å‘ã‘ã«FPGA ã‚¨ãƒ³ã‚¸ãƒ‹ã‚¢ã‚’å‹Ÿé›†ã—ãŸã‚Šã€ãƒžã‚¤ã‚¯ãƒã‚½ãƒ•ãƒˆã¯Bingã‚’FPGAå®Ÿè£…ã—ãŸã‚Šã€Baiduã‚‚ãƒ‡ã‚£ãƒ¼ãƒ—ãƒ©ãƒ¼ãƒ‹ãƒ³ã‚°ã®é«˜é€ŸåŒ–ã«FPGAã‚’å°Žå…¥ã—ãŸã‚Šã¨ã€ãªã‚“ã ã‹ä¸–ã®ä¸æ€¥ã«ãƒãƒ¼ãƒ‰ã‚¦ã‚§ã‚¢ãã•ããªã£ã¦ããŸã€‚IoTã¨ã¯é•ã†æ„å‘³ã§ã€‚ é‡‘èžåˆ†é‡Žã§ã¯ã™ã§ã«CPUã§ã¯é…ã™ãŽã¦FPGAã«ã‚ˆã‚‹ãƒŠãƒŽç§’å˜ä½ã®æ ªå–å¼•ãŒè¡Œã‚ã‚Œã¦ã„ã‚‹ã£ã¦è¨˜äº‹ã‚’æ›¸ã„ãŸã®ã¯2å¹´å‰ã ã‘ã©ã€ã“ã“æ•°å¹´ã¯Intelã®CPUã®ã‚¯ãƒãƒƒã‚¯ã‚‚ã‚ã¾ã‚Šä¸ŠãŒã‚‰ãªããªã£ã¦ããŸã—ã€Fusion-ioã‚„Netezzaã¨ã„ã£ãŸå¤§æ‰‹å¾¡ç”¨é”ã®ãƒã‚¤ã‚¨ãƒ³ãƒ‰é¬¼é€Ÿã‚¹ãƒˆãƒ¬ãƒ¼ã‚¸ã‚‚ã€ãƒ•ã‚¿ã‚’é–‹ã‘ã‚Œã°ä¸èº«ã¯ã™ã§ã«FPGAã«ç§»è¡Œæ¸ˆã¿ã€‚IBMãŒæœ€è¿‘å‡ºã—ãŸData Engine for NoSQLã¨ã„ã†è£½å“ã§ã¯POWER8ãƒ—ãƒã‚»ãƒƒã‚µã«FPGAã‚’ç›´ä»˜ã‘ã—ã¦Redisã‚’é«˜é€ŸåŒ–ã—ãŸã‚Šã€‚ã„ã‚ˆã„ã‚ˆãƒ‡ãƒ¼ã‚¿ã‚»ãƒ³ã‚¿ãƒ¼ã«ã‚‚ã€å…ˆã®è¦‹ãˆãªã„CPUã«ä»£ã‚ã£ã¦FPGAã‚„GPUã‚’å°Žå…¥ã™ã‚‹æ³¢ãŒæŠ¼ã—å¯„ã›ã¤
y_uuki 2014/12/08
ã‚„ã°ã„

fpga

gpgpu

hardware
ãƒªãƒ³ã‚¯
ãƒãƒ¼ãƒ‰ç´ äººãŒ32bit CPUã‚’FPGAã§è‡ªä½œã—ã¦å‹•ã‹ã™ã¾ã§èªã‚“ã æœ¬ã®ã¾ã¨ã‚ - ã‚¹ãƒ†ã‚£ãƒ«ãƒã‚¦ã‚¹ã®æ›¸åº«ã®æ›¸åº«
ç”·åãŸã‚‹ã‚‚ã®ä¸€åº¦ã¯è‡ªåˆ†ã§CPUã‚’ä½œã£ã¦ã¿ãŸã„ã‚‚ã®ã ã‘ã©ã€ICã§LEDã‚’ãƒ”ã‚«ãƒ”ã‚«ã•ã›ãŸç¨‹åº¦ã®çµŒé¨“ã—ã‹ãªã„ãƒãƒ¼ãƒ‰ç´ äººãªä¿ºã ã£ãŸã®ã§ã€CPUã‚’è‡ªä½œã—ã¦ã‚‹æ±å¤§ç”Ÿãªã©ã‚’é ãã‹ã‚‰è¦‹ã¦æ†§ã‚Œã¦ã‚‹ã ã‘ã ã£ãŸã€‚ã—ã‹ã—ãŠã‚ˆãä¸€å¹´å‰ã®ã“ã¨ã€ã€ŒMIPSãªã‚“ã¦ç°¡å˜ã«ä½œã‚Œã¾ã™ã‚ˆï¼ã€ã¨Kã•ã‚“ï¼ˆâ†FPGAã§Lispãƒžã‚·ãƒ³ã‚’è‡ªä½œã™ã‚‹ã‚ˆã†ãªäººï¼‰ã«è¨€ã‚ã‚Œã¦ã€ãŠã€ãŠã…ã€‚ã€‚ãã‚Šã‚ƒKã•ã‚“ã¯ãã†ã§ã—ã‚‡ã†ã‚ˆã€‚ã€‚ã‚ã‚Œã€ã‚‚ã—ã‹ã—ã¦ä¿ºã«ã‚‚ã§ãã‚‹ã‹ãªã€‚ã€‚ï¼Ÿã€€ã¨æ€ã£ãŸã€‚ã“ã®ä¸€è¨€ãŒãªã‘ã‚Œã°32bitã®CPUã‚’è‡ªä½œã—ã‚ˆã†ãªã‚“ã¦è€ƒãˆãªã‹ã£ãŸã ã‚ã†ã€‚ ãã‚Œã‹ã‚‰ä¸€å¹´ã¡ã‚‡ã„ã€ã¨ãã«ä»Šå¹´ã®æ£æœˆä¼‘ã¿ã‚„FPGA æ¸©æ³‰ã§ãŒã£ã¤ã‚ŠãŒã‚“ã°ã£ã¦ã€ãªã‚“ã¨ã‹MIPS Iã‚µãƒ–ã‚»ãƒƒãƒˆã®è‡ªä½œCPUãŒå‹•ã„ãŸã€‚ã“ã‚Œã¯ãƒ•ã‚£ãƒœãƒŠãƒƒãƒã‚’è¨ˆç®—ã—ã¦ã‚‹ã¨ã“ã‚ã€‚ ã¡ãªã¿ã«ã€ã“ã‚Œã¯ã“ã‚“ãªæ„Ÿã˜ã®ãƒ•ã‚£ãƒœãƒŠãƒƒãƒã®ã‚³ãƒ¼ãƒ‰ã‚’Cã§æ›¸ã„ã¦ã€ void main() { int i, *r = (int *)0x7f00
y_uuki 2014/02/10
CPU

fpga
ãƒªãƒ³ã‚¯
Google 20130218 è¨ˆç®—æ©Ÿã¨ã—ã¦ã®FPGAã®åŸºç¤ŽçŸ¥è˜
2. ä¸‰å¥½å¥æ–‡ - e-trees. Japan, Inc. æ±å·¥å¤§â†’æ±å¤§â†’æ±å·¥å¤§â†’é›»é€šå¤§â†’ç¾åœ¨ ã‚³ãƒ³ãƒ‘ã‚¤ãƒ©ã¨ã‹HW/SWå”èª¿è¨è¨ˆã¨ã‹ å›²ç¢å°‚ç”¨ãƒãƒ¼ãƒ‰ã‚¦ã‚§ã‚¢ CUDA/MPIã‚³ãƒ³ãƒ‘ã‚¤ãƒ© ãƒãƒƒãƒˆãƒ¯ãƒ¼ã‚¯å‡¦ç†ã®å°‚ç”¨ãƒãƒ¼ãƒ‰ã‚¦ã‚§ã‚¢åŒ– ã‚¹ãƒˆãƒªãƒ¼ãƒ å‡¦ç†å°‚ç”¨ã‚¢ãƒ¼ã‚ãƒ†ã‚¯ãƒãƒ£ JavaRock 2 2012.8.17 @è™ŽãƒŽé–€ 3. FPGAã¨ã¯ï¼Ÿ æœ¬ç« ã§ã¯ï¼Œé«˜ä½è¨è¨ˆè¨€èªžã§ã‚ã‚‹ Bluespec System Verilog ã‚’ç´¹ä»‹ã™ã‚‹ï¼Žã“ ã®è¨€èªžã§ã¯ï¼Œã‚³ãƒ³ãƒ‘ã‚¤ãƒ«æ™‚ã«ã—ã£ã‹ã‚Šã‚¨ãƒ©ãƒ¼æ¤œå‡ºãŒã§ãï¼Œã¾ãŸï¼Œã•ã¾ã–ã¾ãªãƒ©ã‚¤ãƒ– ãƒ©ãƒªã‚‚æä¾›ã—ã¦ã„ã‚‹ï¼ŽFPGA ã‚„ ASIC ãŒå¤§è¦æ¨¡åŒ–ã—è¤‡é›‘ãªå›žè·¯ã‚’è¨è¨ˆã™ã‚‹æ©Ÿä¼šãŒ Field Programmable Gate Array å¢—ãˆã¦ããŸä»Šï¼ŒçŸ¥ã£ã¦ãŠãã¹ãæŠ€è¡“ã ã‚ã†ï¼Ž ï¼ˆç·¨é›†éƒ¨ï¼‰ ä¸‰å¥½ å¥æ–‡ è«–ç†å›žè·¯ãƒ»ãƒ‡ãƒ¼ã‚¿ãƒ‘ã‚¹ã‚’è‡ªç”±ã«ä½œã‚Šè¾¼ã‚ã‚‹ Verilog HDL ã‚„ VHDL ã‚’ä½¿ã£ãŸè¨
y_uuki 2013/02/28
fpga
ãƒªãƒ³ã‚¯
FPGAã¨Arduinoã¨RasberryPIã®é•ã„ã¨ã€FPGAã‚’å‹‰å¼·ã™ã‚‹ç†ç”± - ãã—ã ã®Hatena
ã¯ãŸã‹ã‚‰è¦‹ã¦ã‚‹ã¨ã€FPGAã¨Arduinoã¨Rasberry PIã£ã¦ã€ãªã‚“ã‹å°ã•ãã¦ãƒ‡ãƒã‚¤ã‚¹æŒ¿ã—ã¦ä½¿ã£ã¦ã¦ä¼¼ãŸã‚‚ã®ã®ã‚ˆã†ã«è¦‹ãˆã‚‹ã‹ã‚‚ã—ã‚Œã¾ã›ã‚“ã€‚ ãã‚“ãªä¸ã€ã©ã“ãŒé•ã†ã®ï¼Ÿã£ã¦æ€ã£ã¦ã‚‹äººã‚‚ã„ã‚‹ã‹ã¨æ€ã£ãŸã®ã§ã€ãã‚Œãžã‚Œã®é•ã„ã¨ã€ãã—ã¦ãã“ã‹ã‚‰å¾—ã‚‰ã‚Œã‚‹æŠ€è¡“è€…ã¨ã—ã¦ã®çŸ¥è˜ã‚’ã¾ã¨ã‚ã¦ã¿ã¾ã™ã€‚ ã¾ã‚ã€å¾—ã‚‰ã‚Œã‚‹çŸ¥è˜ã¨ã—ã¦ã€Œãã‚Œãžã‚Œã®ãƒ‡ãƒã‚¤ã‚¹ã®ä½¿ã„æ–¹ã¨å‘¨è¾ºç’°å¢ƒã€ã£ã¦ã®ã¯ã‚ã‚Šã¾ã™ãŒã€ãã‚Œã¯å½“ç„¶ã¨ã—ã¦ã€‚ã€Œãã‚Œãžã‚Œã®ãƒ‡ãƒã‚¤ã‚¹ã®ä½¿ã„æ–¹ã¨å‘¨è¾ºç’°å¢ƒã€ã‚’å¾—ã‚‹ãƒ¡ãƒªãƒƒãƒˆãŒã‚ã‹ã‚‹æ¯”è¼ƒã¨ã—ã¦ã¾ã¨ã‚ãŸã„ã¨æ€ã„ã¾ã™ã€‚ æ ¹åº•ã¯ã€Œãªã‚“ã§æœ€è¿‘FPGAã‚’ã‚„ã£ã¦ã‚‹ã‹ã€ã£ã¦ã„ã†ã“ã¨ã®èª¬æ˜Žãªã®ã§ã€ãã†ã„ã†ãƒã‚¤ã‚¢ã‚¹ãŒã‚ã‚‹ã¨æ€ã£ã¦ãã ã•ã„ã€‚ FPGAã¨ã„ã†ã®ã¯ãƒãƒƒãƒ—ã®ç¨®é¡žãªã®ã§ã€å®Ÿéš›ã«ã¯DE0ãªã©ã®FPGAè©•ä¾¡ãƒœãƒ¼ãƒ‰ã¨ã®æ¯”è¼ƒã§ã™ãŒã€‚ä¸ã§ã‚‚DE0-nanoã¯å¤§ãã•ã‚„ä¾¡æ ¼ã‚’è€ƒãˆã‚‹ã¨ã€è±ªè¯ãªArduinoãã‚‰ã„ã®ä½ç½®ã¥ã‘ã¨ã—ã¦å‡ºã—ã¦ããŸã‚ˆã†ã«ã‚‚è¦‹ãˆã¾ã™
y_uuki 2013/02/19
fpga

arduino
ãƒªãƒ³ã‚¯
æ–‡å—é€šã‚Šã€Œãƒãƒƒãƒˆãƒ¯ãƒ¼ã‚¯ãŒã‚³ãƒ³ãƒ”ãƒ¥ãƒ¼ã‚¿ãƒ¼ã€ãªé‡‘èžHFTã§ã®FPGAã®ä½¿ã‚ã‚Œæ–¹ - ã‚¹ãƒ†ã‚£ãƒ«ãƒã‚¦ã‚¹ã®æ›¸åº«ã®æ›¸åº«
ã“ã“ã®ã¨ã“ã‚é‡åº¦ã®FPGAä¸äºŒç—…ã«ã‹ã‹ã£ã¦ã—ã¾ã„ã€å†¬ä¼‘ã¿ä¸ã‚‚DE0ã–ã‚“ã¾ã„ãªæ—¥ã€…ã€‚æ°—ã«ãªã£ã¦ã„ãŸé‡‘èžã®HFTï¼ˆhigh frequency tradingï¼šå¤§æ‰‹æŠ•è³‡éŠ€è¡Œç‰ãŒÎ¼ç§’å˜ä½ã®è¶…é«˜é€Ÿã§æ ªå¼ç‰ã‚’å£²ã‚Šè²·ã„ã—ã¦ã‚‹æã‚ã—ã„å¸‚å ´ï¼‰ã«ãŠã‘ã‚‹FPGAåˆ©ç”¨çŠ¶æ³ã«ã¤ã„ã¦ã€HFT Reviewã«ã“ã£ã¦ã‚Šã—ãŸãƒ¬ãƒãƒ¼ãƒˆï¼ˆHFTæ¥ç•Œã®ãƒ™ãƒ³ãƒ€ãƒ¼å„ç¤¾ã«ã‚¤ãƒ³ã‚¿ãƒ“ãƒ¥ãƒ¼ã—ãŸã‚‚ã®ï¼‰ãŒè¼‰ã£ã¦ã„ãŸã®ã§ã€å‹¢ã„ä½™ã£ã¦é¢ç™½ã‹ã£ãŸéƒ¨åˆ†ã‚’è¶…è¨³ã—ã¦ã—ã¾ã£ãŸã€‚ å…ƒãƒã‚¿ã¯ã“ã¡ã‚‰ï¼š FPGA & Hardware Accelerated Trading, Part One - Who, What, Where and Why? FPGA & Hardware Accelerated Trading, Part Two - Alternative Approaches FPGA & Hardware Accelerated Trading, P
y_uuki 2013/01/07
NIC

fpga

GPU
ãƒªãƒ³ã‚¯
1