[B! fpga] tencubeã®ãƒ–ãƒƒã‚¯ãƒžãƒ¼ã‚¯

tencube id:tencube

fpgaã«é–¢ã™ã‚‹tencubeã®ãƒ–ãƒƒã‚¯ãƒžãƒ¼ã‚¯ (13)

${{author_name}}$

{{{comment_expanded}}}

{{label}}

{{#is_bookmark}}ãƒªã‚¹ãƒˆ{{/is_bookmark}}{{^is_bookmark}}ãƒªãƒ³ã‚¯{{/is_bookmark}}

${{author_name}}$
{{author_name}}{{created}}
{{ #comment }}{{ comment }}{{ /comment }}
- {{ label }}

${{author_name}}$

{{{comment_expanded}}}

{{label}}

{{#is_bookmark}}ãƒªã‚¹ãƒˆ{{/is_bookmark}}{{^is_bookmark}}ãƒªãƒ³ã‚¯{{/is_bookmark}}

FPGA Development Seminar
å…¨æ—¥ç¨‹çµ‚äº†ã„ãŸã—ã¾ã—ãŸï¼ï¼ 9æœˆ2æ—¥ï¼ˆç«ï¼‰ã‹ã‚‰4æ—¥ï¼ˆæœ¨ï¼‰ã¾ã§ã®3æ—¥é–“ã®è¬›ç¿’ä¼šã‚’ç„¡äº‹çµ‚äº†ã™ã‚‹ã“ã¨ãŒå‡ºæ¥ã¾ã— ãŸã€‚æ¯Žæ—¥40åä»¥ä¸Šã®æ–¹ã«å—è¬›ã—ã¦ã„ãŸã ãã‚ã‚ŠãŒã¨ã†ã”ã–ã„ã¾ã—ãŸã€‚ã‚¢ãƒ³ã‚±ãƒ¼ãƒˆ ã®å›žåŽçµæžœã‹ã‚‰ã¯å•é¡Œç‚¹ã‚‚æ˜Žã‚‰ã‹ã«ãªã‚Šã¾ã—ãŸãŒã€å…¨ä½“è©•ä¾¡ã¨ã—ã¦ã¯ã€ä»Šå¾Œã‚‚å®š æœŸçš„ã«é–‹å‚¬ã—ã¦æ¬²ã—ã„ã€å½¹ã«ç«‹ã£ãŸã€ç†è§£ã§ããŸãªã©ã€å¥½è©•ã‚’ã„ãŸã ãã¾ã—ãŸã€‚ FPGAã‚„ãƒœãƒ¼ãƒ‰é–‹ç™ºã«é–¢ã‚ã‚‹è¬›ç¿’ä¼šé–‹å‚¬ã®å¸Œæœ›ãªã©ã‚ã‚Šã¾ã—ãŸã‚‰ä»Šå¾Œã‚‚å¼•ãç¶šãã” æ„è¦‹ã‚’ãŠå¯„ã›ä¸‹ã•ã„ã€‚ã‚ˆã‚ã—ããŠé¡˜ã„ã„ãŸã—ã¾ã™ã€‚ ã‚¢ãƒ³ã‚±ãƒ¼ãƒˆçµæžœãªã©ã¯æº–å‚™ãŒå‡ºæ¥æ¬¡ç¬¬å…¬è¡¨ã™ã‚‹äºˆå®šã§ã™ã€‚ ä¸»å‚¬è€…ã€è¬›å¸«ä¸€åŒ å¯¾è±¡è€…ï¼šå¦ç”ŸãŠã‚ˆã³ç ”ç©¶è€… æ—¥æ™‚ï¼š 9æœˆ2æ—¥ï¼ˆç«ï¼‰ã‹ã‚‰4æ—¥ï¼ˆæœ¨ï¼‰ å ´æ‰€ï¼š KEK 3å·é¤¨1éšŽä¼šè°å®¤(9/2)ã€4å·é¤¨ã‚»ãƒŸãƒŠãƒ¼ãƒ›ãƒ¼ãƒ«(9/3-4) å‚åŠ è²»ï¼šç„¡æ–™ å†…å®¹ï¼š 9/2 ã‚³ãƒ¼ã‚¹1. å…¥é–€ç·¨ï¼šFPGAè¨è¨ˆã®åŸºç¤Žã¨ã—ã¦ãƒ‡ã‚¸ã‚¿ãƒ«å›žè·¯å…¥
tencube 2008/09/28
fpga
ãƒªãƒ³ã‚¯
FPGAã§å‹•ãCPUç‰¹é›† - ã±ãŸã¸ã
[fpga-cpu]ã§FPGAã§å‹•ãå°ã•ã„CPUã®è°è«–ãŒç››ã‚Šä¸ŠãŒã£ã¦ã„ã¾ã™ã€‚ http://tech.groups.yahoo.com/group/fpga-cpu/messages/3060?xm=1&m=e&l=1 ãã®ä¸ã§è©•åˆ¤ãŒè‰¯ã„ç‰©ã‚’ç´¹ä»‹ã—ã¦ã¿ã¾ã™ã€‚ å€‹äººçš„ã«ã¯b16ãŒã‚·ãƒ³ãƒ—ãƒ«ãªã®ã§ä¸€åº¦FPGAã§å‹•ã‹ã—ã¦ã¿ãŸã„ã¨ã“ã‚ã§ã™ã€‚ Zylin soft CPU http://www.zylin.com/zpu.htm ãƒªãƒ³ã‚¯å…ˆã‚’è¦‹ã¦ã‚‚ã‚‰ãˆã‚Œã°ã‚ã‹ã‚Šã¾ã™ãŒã€OSã®ãƒãƒ¼ãƒ†ã‚£ãƒ³ã‚°ã ã‘ã§ãªãJTAG ICEã¾ã§ã‚ã‚‹æœ¬æ ¼CPUã§ã™ã€‚ã‚¢ãƒ¼ã‚ãƒ†ã‚¯ãƒãƒ£ã¯ã‚¹ã‚¿ãƒƒã‚¯ãƒžã‚·ãƒ¼ãƒ³ã§ã€è¨€èªžã¯VHDLã§ã™ã€‚ Spartan3ã§ã®å®Ÿç¸¾ã‚ã‚Šã€‚ å…¥æ‰‹å…ˆã¯opencoresã‹ã‚‰ã€‚ http://www.opencores.org/projects.cgi/web/zpu/overview ã‚¹ã‚¿ãƒ³ãƒ‰ã‚¢ãƒãƒ¼ãƒ³ã®ã‚·ãƒŸãƒ¥ãƒ¬ãƒ¼ã‚¿ã‚„ã€Ec
tencube 2008/08/16
é™¢è©¦ãŒçµ‚ã‚ã£ãŸã‚‰è©¦ãã†â€¦

fpga
ãƒªãƒ³ã‚¯
OpenCores
tencube 2008/05/26
fpga
ãƒªãƒ³ã‚¯
TopPage - Verilog HDL & FPGA
FPGAãƒœãƒ¼ãƒ‰ï¼ˆSpartan-3Eã‚¹ã‚¿ãƒ¼ã‚¿ã‚ãƒƒãƒˆï¼Œã¾ãŸã¯Spartan-3Aã‚¹ã‚¿ãƒ¼ã‚¿ã‚ãƒƒãƒˆï¼‰ã§å‹•ä½œã™ã‚‹CPUã‚’Verilog HDLã§è¨è¨ˆã—ã¾ã™ï¼Ž ã•ã‚‰ã«ï¼Œãã®CPUã‚’ã‚¿ãƒ¼ã‚²ãƒƒãƒˆã¨ã™ã‚‹ã‚¢ã‚»ãƒ³ãƒ–ãƒ©ã¨ã‚³ãƒ³ãƒ‘ã‚¤ãƒ©ã‚‚è¨è¨ˆã—ã¾ã™ï¼Ž ã‚½ãƒ¼ã‚¹ã‚³ãƒ¼ãƒ‰ã¯ã‹ãªã‚Šç°¡æ½”ã«æ›¸ã‹ã‚Œã¦ãŠã‚Šï¼Œã‚³ãƒ¼ãƒ‰é‡ãŒã‹ãªã‚Šå°‘ãªã„ï¼ˆç´„250è¡Œç¨‹åº¦ï¼‰ã«ã‚‚ã‹ã‹ã‚ã‚‰ãšï¼Œå¿…è¦æœ€ä½Žé™ã®æ©Ÿèƒ½ã‚’ã‚‚ã£ãŸï¼£ï¼°ï¼µãŒï¼¦ï¼°ï¼§ï¼¡ãƒœãƒ¼ãƒ‰ã§æ£ã—ãå‹•ä½œã—ã¾ã™ï¼Ž ã‚½ãƒ¼ã‚¹ã‚³ãƒ¼ãƒ‰ã®ç°¡æ½”ã•ã«é‡ç‚¹ã‚’ãŠã„ã¦ã„ã‚‹ã®ã§ï¼Œå›žè·¯ãŒä½¿ç”¨ã™ã‚‹ãƒªã‚½ãƒ¼ã‚¹ã‚„åŠ¹çŽ‡åŒ–ã¯é‡è¦–ã—ã¦ã„ã¾ã›ã‚“ï¼Ž è«–ç†åˆæˆãƒ„ãƒ¼ãƒ«ã®å®‰å®šæ€§ã¨Verilog HDLã®åŸºæœ¬æ§‹æ–‡ã®ã¿ç”¨ã„ã‚‹ã“ã¨ã‚’è€ƒæ…®ã—ï¼Œã‚½ãƒ¼ã‚¹ã‚³ãƒ¼ãƒ‰ã¯åŽŸå‰‡Verilog-95ã«æº–æ‹ ã—ã¦ã„ã¾ã™ï¼Ž Verilog 2001ãªã©ã§ã‚‚è«–ç†åˆæˆå¯èƒ½ã§ã™ï¼Žã‚¢ã‚»ãƒ³ãƒ–ãƒ©ã¯Perlï¼Œã‚³ãƒ³ãƒ‘ã‚¤ãƒ©ã¯flexã¨bisonã§è¨˜è¿°ã•ã‚Œã¦ãŠã‚Šï¼Œãã‚ã‚ã¦å°‘ãªã„ã‚³ãƒ¼ãƒ‰é‡ã§æ£ã—ãå‡¦ç†ã™ã‚‹ã“ã¨ãŒã§ãã¾ã™ï¼Ž
tencube 2008/05/16
fpga
ãƒªãƒ³ã‚¯
TSU-GCC è£½ä½œè¨˜
å‰ã®ãƒšãƒ¼ã‚¸ æ¬¡ã®ãƒšãƒ¼ã‚¸ ç›®æ¬¡ TSU-GCC è£½ä½œè¨˜ ä½äº• è‹±äºŒéƒŽ ([email protected])1997 å¹´ 4 æœˆ 5 æ—¥ 1. ã¯ã˜ã‚ã« 2. 96 å¹´ 10 æœˆ 3. 96 å¹´ 11 æœˆ 4. 96 å¹´ 12 æœˆ 5. 97 å¹´ 1 æœˆ 6. 97 å¹´ 2 æœˆ 6.1 ç¬¬ 1 é€± 6.2 ç¬¬ 2 é€± 6.3 ç¬¬ 3 é€± 6.4 ç¬¬ 4 é€± 7. 97 å¹´ 3 æœˆ 7.1 ç¬¬ 1 é€± 7.2 ç¬¬ 2 é€± 7.3 ç¬¬ 3 é€± 7.4 ç¬¬ 4 é€± 8. 97 å¹´ 4 æœˆ 8.1 ç¬¬ 1 é€± 9. ãŠã‚ã‚Šã« å‰ã®ãƒšãƒ¼ã‚¸ æ¬¡ã®ãƒšãƒ¼ã‚¸ ç›®æ¬¡
tencube 2008/04/19
*programming

fpga

compiler
ãƒªãƒ³ã‚¯
ä¸Šç´šã‚³ãƒ¼ã‚¹å‘ãæ•™è‚²ç”¨ãƒ—ãƒã‚»ãƒƒã‚µDLX-FPGAã®è¨è¨ˆã¨å®Ÿè£… | CiNii Research
tencube 2008/04/19
**è«–æ–‡

fpga
ãƒªãƒ³ã‚¯
http://ist.ksc.kwansei.ac.jp/~ishiura/arc/note/index.html
tencube 2008/04/19
fpga

*science
ãƒªãƒ³ã‚¯
ã‚¹ãƒˆãƒãƒ™ãƒªãƒ¼ãƒ»ãƒªãƒŠãƒƒã‚¯ã‚¹
â– ãŠçŸ¥ã‚‰ã›ï¼šå¹´æœ«å¹´å§‹ã¯ 12/23(æœˆ)ã€œ1/3(é‡‘)ã‚’ãŠä¼‘ã¿ã¨ã•ã›ã¦ã„ãŸã ãã¾ã™ã€‚å¹´å†…ã®å‡ºè·ã¯çµ‚äº†ã„ãŸã—ã¾ã—ãŸã€‚ â—2024å¹´ã‚‚ã”åˆ©ç”¨ã„ãŸã ãã¾ã—ã¦ã‚ã‚ŠãŒã¨ã†ã”ã–ã„ã¾ã—ãŸã€‚2025å¹´ã‚‚ã‚ˆã‚ã—ããŠé¡˜ã„ã„ãŸã—ã¾ã™ã€‚ ä¼‘ã¿æœŸé–“ä¸ã‚‚ãƒãƒƒãƒˆæ³¨æ–‡ã¯å—ã‘ä»˜ã‘ã¦ã„ã¾ã™ã€‚ã‚¯ãƒªã‚¹ãƒžã‚¹ã€œå¹´æœ«å¹´å§‹æœŸé–“ä¸ã‚»ãƒ¼ãƒ«ã‚’å®Ÿæ–½ä¸ã§ã™ã€‚[2024sale] â—æœ€æ–°ãƒ‹ãƒ¥ãƒ¼ã‚¹ [PCN] ã¯Product Change Notificationã®ã“ã¨ã§ä»•æ§˜å¤‰æ›´ãªã©ã‚’ä¸€å®šæœŸé–“å‰ã«é€šçŸ¥ã™ã‚‹æ–‡æ›¸ã®ã“ã¨ã§ã™ã€‚
tencube 2008/04/11
ãŠã†ã¡ã§ä½¿ãˆã‚‹ã‚ˆã†ã«äº¤æ¸‰ã™ã‚‹ã‹ã€ã„ã£ãè²·ã†ã‹ã€‚

fpga
ãƒªãƒ³ã‚¯
ã€ŒFPGAã€ã®ãƒ–ãƒã‚°è¨˜äº‹ä¸€è¦§-Sim's blog
Qsysã¨ã„ã†ã®ã¯ã€Alteraã®ã‚·ã‚¹ãƒ†ãƒ çµ±åˆãƒ„ãƒ¼ãƒ«ã®åå‰ã§ã™(Alteraã®Qsysã®ãƒšãƒ¼ã‚¸)ã€‚ä»¥å‰ã‚ã£ãŸSOPC Builderã®å¾Œç¶™ã¨ãªã‚‹é–‹ç™ºãƒ„ãƒ¼ãƒ«ã§ã™ã€‚CPUã‚„RAMã‚’å«ã‚“ã ã‚·ã‚¹ãƒ†ãƒ ã‚’FPGAä¸Šã«ç°¡å˜ã«æ§‹ç¯‰ã§ãã¾ã™ã€‚Eclipseã¨Cã‚³ãƒ³ãƒ‘ã‚¤ãƒ©ã‚‚ã‚ã£ã¦ã‚½ãƒ•ãƒˆé–‹ç™ºã‚‚ç°¡å˜ã«ã§ãã¾ã™ã€‚ Qsysã‚’ä½¿ã£ã¦ã¿ãŸã®ã§ä½¿ã„æ–¹ã‚’ç°¡å˜ã«ç´¹ä»‹ã—ã¾ã™ã€‚ä½¿ã£ãŸé–‹ç™ºãƒ„ãƒ¼ãƒ«ã¯Quartus II 11.0sp1ã®web editionã§ã™ã€‚FPGAãƒœãƒ¼ãƒ‰ã¯DE0 nanoã‚’ä½¿ã„ã¾ã—ãŸã€‚ ãŠãŠã¾ã‹ãªæµã‚Œã¯ä»¥ä¸‹ã®ã‚ˆã†ã«ãªã‚Šã¾ã™ 1. ã‚¤ãƒ³ã‚¹ãƒˆãƒ¼ãƒ« Quartus II ver11.0 sp1 web editionã‚’ã‚¤ãƒ³ã‚¹ãƒˆãƒ¼ãƒ«ã—ã¾ã™ã€‚ä»¥å‰ã¯sp1ãªã—ã‚’ã‚¤ãƒ³ã‚¹ãƒˆãƒ¼ãƒ«ã—ãªã„ã¨sp1ã‚’ã‚¤ãƒ³ã‚¹ãƒˆãƒ¼ãƒ«ã§ãã¾ã›ã‚“ã§ã—ãŸãŒã€11.0ã‹ã‚‰ã¯sp1ã ã‘ã‚¤ãƒ³ã‚¹ãƒˆãƒ¼ãƒ«ã™ã‚Œã°ã„ã„ã§ã™ã€‚ã¾ãŸã€ä»¥å‰ã¯Nios IIã®ã‚½ãƒ•ãƒˆã‚¦ã‚§ã‚¢é–‹ç™ºãƒ„ãƒ¼ãƒ«
tencube 2008/04/11
fpga
ãƒªãƒ³ã‚¯
æ±ã®éš£äººã®ãƒ–ãƒã‚°ã‚’æ„›ã›ã‚ˆ | LOVELOG
tencube 2008/04/11
fpga
ãƒªãƒ³ã‚¯
åºƒå³¶çœŒç«‹ç·åˆæŠ€è¡“ç ”ç©¶æ‰€ã€€è¥¿éƒ¨å·¥æ¥æŠ€è¡“ã‚»ãƒ³ã‚¿ãƒ¼ã€€ï¼œï¼¨ï¼¤ï¼¬ç ”ä¿®ï¼ž
ï¼¨ï¼¤ï¼¬ç ”ä¿® å¹³æˆï¼™å¹´ï¼–æœˆï¼‘ï¼æ—¥ï¼ˆç«ï¼‰ã€œï¼‘ï¼’æ—¥ï¼ˆæœ¨ï¼‰ã«åºƒå³¶çœŒç«‹è¥¿éƒ¨å·¥æ¥æŠ€è¡“ã‚»ãƒ³ã‚¿ãƒ¼ã§å®Ÿæ–½ã—ãŸ ï¼¬ï¼³ï¼©ç ”ç©¶ä¼šä½“é¨“å®Ÿç¿’ã€Œï¼¨ï¼¤ï¼¬ã«ã‚ˆã‚‹ï¼¦ï¼°ï¼§ï¼¡è¨è¨ˆã€ã®è³‡æ–™ã‚’å…¬é–‹ã—ã¾ã™ã€‚ ï¼¶ï½…ï½’ï½‰ï½Œï½ï½‡ã¨ï¼¶ï¼¨ï¼¤ï¼¬ã®å¯¾å¿œè¡¨
tencube 2008/04/11
fpga
ãƒªãƒ³ã‚¯
Amazon.com: Advanced FPGA Design: Architecture, Implementation, and Optimization (IEEE Press): Kilts, Steve: Books
tencube 2008/04/09
ä»Šèªã‚“ã§ã‚‹æœ¬ãŒçµ‚ã‚ã£ãŸã‚‰

fpga

book
ãƒªãƒ³ã‚¯
FPGAã®éƒ¨å±‹
Libero SoC Design Suite Version 2024.1 ã® IP ã‚’å®Ÿè£…ã™ã‚‹2ï¼ˆCoreAHBLTOAXIã€CoreAXItoAHBLã€CoreAHDtoAPB3ã€CoreAPB3ï¼‰ â€Libero SoC Design Suite Version 2024.1 ã® IP ã‚’å®Ÿè£…ã™ã‚‹1ï¼ˆCoreAXI4Interconnectï¼‰â€ã®ç¶šãã€‚ Libero SoC Design Suite Version 2024.1 ã§ä½¿ãˆã‚‹ IP ã‚’è¦‹ã¦ã„ã“ã†ã¨ã„ã†ã“ã¨ã§ã€å‰å›žã¯ã€ CoreAXI4Interconnect ã‚’è¦‹ãŸã€‚ä»Šå›žã¯ã€CoreAHBLTOAXIã€CoreAXItoAHBLã€CoreAHDtoAPB3ã€CoreAPB3 ã‚’è¦‹ã¦ã„ã“ã†ã€‚ æœ€åˆã« CoreAHBLTOAXI ã‚’è¦‹ã¦ã¿ã‚ˆã†ã€‚ CoreAHBLTOAXI ã‚’ SmartDesign ã«ãƒ‰ãƒ©ãƒƒã‚¯ãƒ»ã‚¢ãƒ³ãƒ‰ãƒ»ãƒ‰
tencube 2008/04/08
fpga

*programming
ãƒªãƒ³ã‚¯
1