GitHub - Wren6991/Hazard3: 3-stage RV32IMACZb* processor with debug
Hazard3 is a 3-stage RISC-V processor, implementing the RV32I instruction set and the following optional extensions: M: integer multiply/divide/modulo A : atomic memory operations, with AHB5 global exclusives C: compressed instructions Zicsr: CSR access Zba: address generation Zbb: basic bit manipulation Zbc: carry-less multiplication Zbs: single-bit manipulation Zbkb: basic bit manipulation for s
Allwinner F1C100s/200s ã«ã¤ã„ã¦ä¸‹èª¿ã¹ - Qiita
F1C100s/200s ã¨ã¯ Alliwinner ã®è¶…安 Soc 。 メモリ32M(F1C100s) ãªã„ã— 64M(F1C200s)ãŒå†…蔵ã•ã‚Œã¦ã„る。ã“ã‚Œã«ä»¥ä¸‹ã®éƒ¨å“ã‚’è¿½åŠ ã™ã‚‹ã ã‘ã§ã€Linux ã‚’å‹•ã‹ã™ã“ã¨ãŒã§ãる。 ストレージã¨ã—㦠eMMC ãƒãƒƒãƒ—ã‚„ SDカード é›»æº ã‚·ãƒªã‚¢ãƒ«ã‚„USBãªã©ã®I/O コンデンサ F1C200s 㯠Aliexpressã ã¨3〜400円ãらã„ã‹ã‚‰ã€F1C100sã§ãªãŠã‹ã¤ Taobao ã 㨠100円ãらã„ã‹ã‚‰å…¥æ‰‹å¯èƒ½ã€‚ (ã‚ャプãƒãƒ£ãƒ¼ä¸Šã®å€¤æ®µã¯ä¸å›½å…ƒè¡¨è¨˜ã€2020/07/03ç¾åœ¨ 15〜16円/å…ƒ) Makers 界隈ã§ã¯ Arduino ã‚’å…ƒã«ã—ã¦ã€ã‚ªãƒ¬ã‚ªãƒ¬åŸºæ¿ã‚’ã¤ãã‚‹ã“ã¨ãŒã‚ˆãè¡Œã‚ã‚Œã¦ã„る。ATMEGA32 ãƒãƒƒãƒ—を使ã£ã¦åŸºæ¿ã‚’作るã®ã¯ CAD 体験ã¨ã—ã¦ã‚‚ ã¯ã‚“ã ã¥ã‘体験ã¨ã—ã¦ã‚‚ã€Makers 入門ã«æœ€é©ã 。 åŒã˜ã‚ˆã†ã«ã€F1C100s/2
LiteXã§ã¯ã˜ã‚る自作SoC(1)
LiteX ã§ã¯ã˜ã‚る自作SoC 最近ã¯ã€RISC-V ã®èª•ç”Ÿã«ã‚ˆã‚Šã€CPUコアã¯å€‹äººã®è¶£å‘³ã§ä½œã‚‹ã®ãŒé›£ã—ããªã„時代ã«ãªã£ã¦ããŸã€‚ ã•ã¦ã€ã‚³ãƒ³ãƒ”ュータã¨ã„ã†ã®ã¯ã€CPUコアã ã‘ã§å‹•ãã‚‚ã®ã§ã¯ãªãã€å‘¨è¾ºã®ã‚¹ãƒˆãƒ¬ãƒ¼ã‚¸ã€ãƒãƒƒãƒˆãƒ¯ãƒ¼ã‚¯ã€DRAMã€USBã€ãã®ä»–入出力装置ãŒæƒã£ã¦ã¯ã˜ã‚ã¦å‹•ãã‚‚ã®ã 。 CPUコアãŒå€‹äººã§è‡ªç”±ã«ä½œã‚Œã‚‹ã‚ˆã†ã«ãªã£ãŸã‚‰ã€ãã®æ¬¡ã®ã‚¹ãƒ†ãƒƒãƒ—ã¨ã—ã¦ã€å‘¨è¾ºè£…置もå«ã‚ãŸç‰©ä½“ã€ã¤ã¾ã‚Šã€SoC(System On Chip)を自分ã§ä½œã‚Œã‚‹ã‚ˆã†ã«ãªã‚ŠãŸã„ã¨æ€ã†ã®ã¯è‡ªç„¶ãªã“ã¨ã ã‚ã†ã€‚ LiteX ã¯ã€ãã†ã„ã†SoCを自分ã§ä½œã£ã¦ã¿ãŸã„ã¨ã„ã†äººå‘ã‘ã®ãƒ„ールã€RTLãªã©ãŒé›†ã¾ã£ãŸãƒ—ãƒã‚¸ã‚§ã‚¯ãƒˆã 。 å…¬å¼ã®Wikiã«ã‚ˆã‚‹ã¨ã€ LiteX is a Python "front-end" that generates Verilog netlists, and drives proprietary bu
Renode
Renode is an open source software development framework with commercial support from Antmicro that lets you develop, debug and test multi-node device systems reliably, scalably and effectively. Renode strengths full determinism of execution, shared virtual time transparent & robust debugging, tracing, analysis, even in multi-node setups easy integration with your everyday tools, plugins rich model
GitHub - enjoy-digital/litex: Build your hardware, easily!
The LiteX framework provides a convenient and efficient infrastructure to create FPGA Cores/SoCs, to explore various digital design architectures and create full FPGA based systems. LiteX SoC builder framework quick tour/overview: Slides Want to get started and/or looking for documentation? Make sure to visit the Wiki! A question or want to get in touch? Join us on Discord or on our IRC channel: [
Appleã®ã€ŒM1ã€æ載Macã«æœ€é©åŒ–ã•ã‚ŒãŸAIå‘ã‘ライブラリ「TensorFlowã€ã®æœ€æ–°ãƒãƒ¼ã‚¸ãƒ§ãƒ³ãŒãƒªãƒªãƒ¼ã‚¹ã•ã‚Œã‚‹
オープンソースã®æ©Ÿæ¢°å¦ç¿’(ML)å‘ã‘ソフトウェアライブラリ「TensorFlowã€ã®æœ€æ–°ãƒãƒ¼ã‚¸ãƒ§ãƒ³ãŒ2020å¹´11月18æ—¥ã«Appleã‹ã‚‰ãƒªãƒªãƒ¼ã‚¹ã•ã‚Œã¾ã—ãŸã€‚TensorFlowã¯ã“ã®ãƒãƒ¼ã‚¸ãƒ§ãƒ³ã§ã€AppleãŒç™ºè¡¨ã™ã‚‹ã‚„å¦ã‚„複数ã®ãƒ™ãƒ³ãƒãƒžãƒ¼ã‚¯çµæžœã§é«˜ã‚¹ã‚³ã‚¢ã‚’ãŸãŸã出ã—ã¦çµ¶è³›ã‚’æµ´ã³ã¦ã„る「M1ã€ãƒãƒƒãƒ—ã«æ£å¼å¯¾å¿œã—ã€ãã®æ€§èƒ½ã‚’フル活用ã§ãるよã†ã«ãªã£ã¦ã„ã¾ã™ã€‚ apple/tensorflow_macos: TensorFlow for macOS 11.0+ accelerated using Apple's ML Compute framework. https://github.com/apple/tensorflow_macos Leveraging ML Compute for Accelerated Training on Mac - Apple Machine Learning
ï¼»é€Ÿå ±ï¼½AWSã€ç‹¬è‡ªã®æ©Ÿæ¢°å¦ç¿’用プãƒã‚»ãƒƒã‚µã€ŒAWS Inferentiaã€ç™ºè¡¨ã€‚高速ãªæŽ¨è«–処ç†ã«ç‰¹åŒ–。AWS re:Invent 2018
ï¼»é€Ÿå ±ï¼½AWSã€ç‹¬è‡ªã®æ©Ÿæ¢°å¦ç¿’用プãƒã‚»ãƒƒã‚µã€ŒAWS Inferentiaã€ç™ºè¡¨ã€‚高速ãªæŽ¨è«–処ç†ã«ç‰¹åŒ–。AWS re:Invent 2018 Amazon Web Servicesã¯ãƒ©ã‚¹ãƒ™ã‚¬ã‚¹ã§å¹´æ¬¡ã‚¤ãƒ™ãƒ³ãƒˆã€ŒAWS re:Invent 2018ã€ã‚’開催ã—ã¦ã„ã¾ã™ã€‚ イベント3日目ã®ã‚¢ãƒ³ãƒ‡ã‚£ãƒ»ã‚¸ãƒ£ã‚·ãƒ¼CEOã«ã‚ˆã‚‹åŸºèª¿è¬›æ¼”ã«ãŠã„ã¦ã€AWSãŒç‹¬è‡ªã«é–‹ç™ºã—ãŸæ©Ÿæ¢°å¦ç¿’用プãƒã‚»ãƒƒã‚µã€ŒAWS Inferentiaã€ãŒç™ºè¡¨ã•ã‚Œã¾ã—ãŸã€‚ 機械å¦ç¿’ã®å‡¦ç†ã«ã¯ã€å¤§é‡ã®ãƒ‡ãƒ¼ã‚¿ã‚’用ã„ã¦æ©Ÿæ¢°ã«å¦ç¿’ã‚’è¡Œã‚ã›ã¦ãƒ¢ãƒ‡ãƒ«ã‚’作る処ç†ã¨ã€å¦ç¿’済ã¿ã®ãƒ¢ãƒ‡ãƒ«ã‚’用ã„ã¦æŽ¨è«–ã™ã‚‹å‡¦ç†ãŒã‚ã‚Šã¾ã™ã€‚「AWS Inferentiaã€ã¯æŽ¨è«–を高速ã‹ã¤åŠ¹çŽ‡ã‚ˆã実行ã™ã‚‹ã“ã¨ã«ç‰¹åŒ–ã—ãŸãƒ—ãƒã‚»ãƒƒã‚µã§ã™ã€‚ TensorFlowã€MXNETã€PyTorchã€Caffe2ã€ONNXãªã©ä¸»è¦ãªæ©Ÿæ¢°å¦ç¿’フレームワークã«å¯¾å¿œã€‚ユーザーã¯ã‚ˆã‚Šä½Žã‚³ã‚¹ãƒˆã§æŽ¨è«–処ç†ã‚’è¡Œãˆã‚‹ã‚ˆ
RocketBoards
Accelerate development by exchanging ideas with the Linux community. Discover the right resources for your embedded solutions. Community Design Initiative Learn about the Rocketboards community design initiative and how you can benefit … read more Why join RocketBoards.org Get your question answered, show off your latest SoC FPGA project , start your own wiki page, edit an existing wiki page are j
1
リリースã€éšœå®³æƒ…å ±ãªã©ã®ã‚µãƒ¼ãƒ“スã®ãŠçŸ¥ã‚‰ã›
最新ã®äººæ°—エントリーã®é…ä¿¡
j次ã®ãƒ–ックマーク
kå‰ã®ãƒ–ックマーク
lã‚ã¨ã§èªã‚€
eコメント一覧を開ã
oページを開ã
X-HEEP — X-HEEP 1.0 documentation
GitHub - fusesoc/fusesoc-cores: FuseSoC standard core library
GitHub - AleksandarKostovic/Riscy-SoC: Riscy-SoC is SoC based on RISC-V CPU core, designed in Verilog
GitHub - tommythorn/yari: YARI is a high performance open source FPGA soft-core RISC implementation, binary compatible with MIPS I. The distribution package includes a complete SoC, simulator, GDB stub, scripts, and various examples.
Xiaomiã¨Alibaba傘下ã®åŠå°Žä½“ä¼æ¥ãŒå…±åŒã§RISC-Vã®ã‚¹ãƒžãƒ›å‘ã‘CPUを開発ã¸
Redirecting Peripherals from MIO to EMIO | Zedboard
AMD Technical Information Portal
Log In - SiFive
Oldland CPU
GitHub - olofk/fusesoc: Package manager and build abstraction tool for FPGA/ASIC development
Open-Source Silicon Designs | lowRISC
{{#tags}}- {{label}}
{{/tags}}