ã¬ãã¼ã IntelãStratix 10ãã¼ã¹ã®ã¢ã¯ã»ã©ã¬ã¼ã¿ãFPGA PAC D5005ãã®åºè·ãéå§ Intelã¯8æ26æ¥ãé½å ã§è¨è 説æä¼ãè¡ããåç¤¾ãæ¨å¹´ããã¢ãã¦ã³ã¹ãã¦ããStratix 10ãã¼ã¹ã®PACãFPGA PAC D5005ãã®åºè·ãæ£å¼ã«çºè¡¨ãã(Photo01)ã Photo01:説æãè¡ã£ãå±±å´å¤§è¼æ°(ããã°ã©ããã«ã»ã½ãªã¥ã¼ã·ã§ã³å¶æ¥æ¬é¨ äºæ¥éçºããã¼ã¸ã£ã¼) Stratix 10ãæè¼ããPACã®åå¨ãã®ãã®ã¯æ¨å¹´9æã®IFTD 18ã®éå¬ã«ãããã¦æããã«ããã¦ããããES(ã¨ã³ã¸ãã¢ãªã³ã°ãµã³ãã«)ã¨ãã¦ã®åºè·ã¯ã¨ãããã¨ãã¦ãæ£å¼ãªåºè·éå§ã«ã¯è³ã£ã¦ããªãã£ããå ã ã¯ä»å¹´ååä¸ã«åºè·ãããã¨ãã¦ããããããã8æã¾ã§ä¼¸ã³ãçç±ã¯ä¸»ã«Intelå´ã®FPGA PAC D5005åãéçºç°å¢ã®æä¾ã®æºåãªã©ã«äºæ³ä»¥ä¸ã«æéãæãã£ããããã¨ãããã¨

{{#tags}}- {{label}}
{{/tags}}