GitHub - littlekernel/lk: LK embedded kernelYou signed in with another tab or window. Reload to refresh your session. You signed out in another tab or window. Reload to refresh your session. You switched accounts on another tab or window. Reload to refresh your session. Dismiss alert
GitHub - olofk/fusesoc: Package manager and build abstraction tool for FPGA/ASIC development
FuseSoC is an award-winning package manager and a set of build tools for HDL (Hardware Description Language) code. Its main purpose is to increase reuse of IP (Intellectual Property) cores and be an aid for creating, building and simulating SoC solutions. FuseSoC makes it easier to reuse existing cores create compile-time or run-time configurations run regression tests against multiple simulators
OpenRISC - OpenRISC
Welcome to the project overview of the OpenRISC project. The major goal of the project it to create a free and open processor for embedded systems. This includes: a free and open RISC instruction set architecture with DSP features a set of free, open source implementations of the architecture a complete set of free, open source software development tools, libraries, operating systems and applicati
Programminblog
最近ã€ä»•äº‹ã§éžå…¬é–‹ç”¨ã®gitサーãƒã¨ã—ã¦GitLabをインストールã—ãŸã¨ã“ã‚ã€ãŠã¾ã‘ã§ä»˜ã„ã¦ããŸGitLab CIã¨ã€gitlab-runnerã§å‹•ã‹ã™DockerãŒã¨ã¦ã‚‚便利ã§æ°—ã«å…¥ã‚Šã¾ã—ãŸã€‚ Linux上ã§ãƒ“ルドã§ãã‚‹ãªã‚‰å¤§æŠµã®ã‚‚ã®ã«å¿œç”¨ã§ãã‚‹ã¯ãšãªã®ã§ã€è©¦ã—ã«TWELITE SDKã®Linux版を組ã¿è¾¼ã‚“ã Dockerイメージを作ã£ã¦ã€GitLab CIã¨çµ„ã¿åˆã‚ã›ã¦ã¿ã¾ã—ãŸã€‚ サンプルã®ãƒ—ãƒã‚¸ã‚§ã‚¯ãƒˆã‚’ã€GitLabã§å…¬é–‹ã—ã¦ã„ã¾ã™ã€‚ https://gitlab.com/twelite/app_twelite Dockerイメージを作るãŸã‚ã®Dockerfileã¯ä»¥ä¸‹ã®ã‚ˆã†ã«ã—ã¾ã—ãŸã€‚ FROM ubuntu:18.04 RUN sed -i s://archive.ubuntu.com://jp.archive.ubuntu.com:g /etc/apt/sources.list
tocos-wireless.com
We’re getting things ready Loading your experience… This won’t take long.
Getting Started with OpenRISC
v2 - Updated 21 October 2012 From FPGA to Linux Shell Introduction OpenRISC is a CPU architecture developed by the OpenCores community. OR1200 is an open-source Verilog implementation of the CPU core, and ORPSoC (OpenRISC Reference Platform System on Chip) combines the OR1200 CPU with a set of peripherals. The system-on-chip can now synthesized on FPGAs that are now within reach of the hobbyist. T
mikotohisashiã®ãƒšãƒ¼ã‚¸ - MARY基æ¿ã®Wikiサイト
LPC1114(Cortex-M0)対OpenRISCã®ãƒ™ãƒ³ãƒãƒžãƒ¼ã‚¯æ¯”較をやã£ã¦ã¿ã¾ã—ãŸã€‚é¡Œæã¨ã—ã¦ã¯ã€MARYã®PROG13_CALC_PIã®ã€Œ#define Simon_Plouffe_1ã€ã‚’有効ã«ã—ãŸå††å‘¨çŽ‡è¨ˆç®—プãƒã‚°ãƒ©ãƒ を使用ã—ã¾ã—ãŸã€‚ (1)OpenRISCã®å‹•ä½œå‘¨æ³¢æ•°ã¯50MHzã§ã™ã€‚ãƒã‚¹ã¯Wishboneã§ã™ãŒã€ãƒ¬ã‚¤ãƒ†ãƒ³ã‚·ãŒå¤§ãã„ã®ã§ã‚ャッシュã¯å¿…é ˆã§ã™ã€‚ 命令ã‚ャッシュ=4KBã€ãƒ‡ãƒ¼ã‚¿ã‚ャッシュ=4KBã‚’æ載ã—ã¦ã„ã¾ã™ã€‚命令長ã¯32bitãªã®ã§ã€åŸºæœ¬çš„ã«ã¯1サイクルã”ã¨ã«1命令をCPUã«ãƒ•ã‚£ãƒ¼ãƒ‰ã™ã‚‹ãƒãƒ³ãƒ‰å¹…ã«ãªã£ã¦ã„ã¾ã™ã€‚ (2) LPC1114(Cortex-M0)ã¯MARYã®MBを使用ã—ã¦ã„ã¾ã™ã€‚内蔵発振器を使用ã—ã¦ã„ã‚‹ã®ã§å‹•ä½œå‘¨æ³¢æ•°ã¯48MHzã§ã™ã€‚内蔵FLASH ROMã¯2サイクルアクセスã—ã¦ã„ã¾ã™ãŒã€Thumb2コード(16bit固定長)ãªã®ã§ã€åŸºæœ¬çš„ã«ã¯1サイクル
1
リリースã€éšœå®³æƒ…å ±ãªã©ã®ã‚µãƒ¼ãƒ“スã®ãŠçŸ¥ã‚‰ã›
最新ã®äººæ°—エントリーã®é…ä¿¡
j次ã®ãƒ–ックマーク
kå‰ã®ãƒ–ックマーク
lã‚ã¨ã§èªã‚€
eコメント一覧を開ã
oページを開ã
GitHub - openrisc/mor1kx: mor1kx - an OpenRISC 1000 processor IP core
GitHub - m4b/bingrep: like ~~grep~~ UBER, but for binaries
Create new page · teco-kit/Jennisense Wiki
GitHub - teco-kit/Jennisense: A modularized open hardware, sensor drivers based on contiki for the JN51xx µController. A detailed description and how-to can be found in the wiki (see link below).
GitHub - pscholl/jenprog: simple Jennic programmer tool
OpenRISC SoC Practical Session Instructions
Realtime Embedded
404 - PAGE NOT FOUND
Debugging OpenRisc software inside RTL simulation
OpenRISC
http://s-macke.github.io/jor1k/
OpenCores
{{#tags}}- {{label}}
{{/tags}}