Verylã§ä½œã‚‹CPUコンピュータã¯ã€CPUを書ã‘ã°ç†è§£ã§ãã‚‹ï¼ ã‚³ãƒ³ãƒ”ãƒ¥ãƒ¼ã‚¿ã‚¢ãƒ¼ã‚テクãƒãƒ£ã¯ã€CPUを作るã“ã¨ã§ç†è§£ã™ã‚‹ã“ã¨ãŒã§ãã¾ã™ã€‚ 「Verylã§ä½œã‚‹CPUã€ã¯ã€ãƒãƒ¼ãƒ‰ã‚¦ã‚§ã‚¢è¨˜è¿°è¨€èªžVerylã§RISC-Vã®CPUを自作ã™ã‚‹æ–¹æ³•ã‚’解説ã™ã‚‹ãƒ—ãƒã‚¸ã‚§ã‚¯ãƒˆã§ã™ã€‚ 「Verylã§ä½œã‚‹CPU 基本編ã€ã§ã¯ã€ãƒãƒ¼ãƒ‰ã‚¦ã‚§ã‚¢è¨˜è¿°è¨€èªžã®åŸºç¤Žã‹ã‚‰ã€OSを実行ã§ãる程度ã®CPUã®å®Ÿè£…方法ã¾ã§ã‚’解説ã—ã¾ã™ã€‚ ã‚ーワード: 自作CPU , RISC-V , Veryl , FPGA
GitHub - efabless/clear
ACRi ブãƒã‚°ã€Œæ‰‹ã‚’å‹•ã‹ã™ç³»ã€ã‚³ãƒ¼ã‚¹ã¸ã®ãƒªãƒ³ã‚¯é›†
FPGA ã‚’ã‚‚ã£ã¨æ´»ç”¨ã™ã‚‹ãŸã‚ã« IP コアを使ã£ã¦ã¿ã‚ˆã† (2) | ACRi Blog
ACRi ルーム
GitHub - MrJake222/debug_uart: Debugging UART interface for 6502/RISC-V
GitHub - MrJake222/6502_verilog: 6502+VGA+PS/2 verilog implementation
GitHub - MrJake222/riscv-ice40: RISC-V survey for open-source iCE40 boards (pico-ice)
GitHub - PythonLinks/awesome-risc-v-soft-cores: Compares the different RISC-V soft cores in order to help you select the best one for your application.
WebFPGA: Rapid FPGA Development System
ice40_dsp - iCE40: map multipliers - YosysHQ Yosys documentation
GitHub - YosysHQ/oss-cad-suite-build: Multi-platform nightly builds of open source digital design and verification tools
Pico Ice FPGA Trainer Board with Lattice Ice40 FPGA
FT232HL ãƒã‚¤ã‚¹ãƒ”ードUSBシリアル変æ›ãƒ¢ã‚¸ãƒ¥ãƒ¼ãƒ«: åŠå°Žä½“ 秋月電å通商-é›»å部å“・ãƒãƒƒãƒˆé€šè²©
GitHub - ept221/tinySoC: An 8-bit SoC for implementation on an iCE40 FPGA.
GitHub - Obijuan/Z80-FPGA: Z80 CPU for OpenFPGAs, with Icestudio
GitHub - abnoname/iceZ0mb1e: FPGA 8-Bit TV80 SoC for Lattice iCE40 with complete open-source toolchain flow using yosys and SDCC
GitHub - olofk/corescore: CoreScore
GitHub - darklife/darkriscv: opensouce RISC-V cpu core implemented in Verilog from scratch in one night!
GitHub - xtrinch/icestick-fpga-uart: UART + UART packets encoding/decoding + pc reader program for Lattice icestick
{{#tags}}- {{label}}
{{/tags}}