ã»æ¦è¦ Alteraã®USBæ¥ç¶JTAGã¤ã³ã¿ã¼ãã§ã¼ã¹ããUSB-Blasterããå®ä¾¡ãªPICãã¤ã³ã³ã¨ãã¥ã¬ã¼ããã¾ãã Alteraã®ç´æ£ãã¼ã«ã§CPLDãFPGAã®æ¸ãè¾¼ã¿ããããã°ãUSBä¸æ¬ã§ã§ãã¾ãã æ¬æ©ã使ã£ã¦Lattice XP2-5Eã6ç§ä»¥å ã§é«éã«æ¸ãè¾¼ã¿ã§ããã½ãããå ¬éãã¦ãã¾ãã ï¼ï¼æ´æ°å±¥æ´ï¼ï¼ 2009/03/12 Ver.0.2å ¬é(åç) 2009/06/12 ã½ã¼ã¹ã³ã¼ãæ´æ°(ããã°ã©ã å¤æ´ãªã) 2009/06/18 åè·¯å³ä¿®æ£ 2009/06/20 (æ)ãã¥ã¼ãã³ãã¼ã¿ãã¾ã«ç´¹ä»ãã¦ããã ãã¾ãã 2009/07/20 Ver.0.4å ¬é é«éååã³å®å®å(ãããã¡ãªã¼ãã©ã³é²æ¢) 2009/08/07 Ver.0.5å ¬éãDDT#1ä»é²LaticceXP2-5Eæ¸ãè¾¼ã¿ã½ããå ¬é 2009/10/16 XP2Write Ver.0.54ã«
å人ãä¸å°ä¼æ¥ãæè²é¢ä¿ã®ããã®ååãä½ä¾¡æ ¼ã§éçºè²©å£²ãããã Spartan-3E XC3S500E-4PQG208C 50ä¸ã²ã¼ã FPGAãã¼ã SRAM æ§ã¿ã¤ãã®4åã4Mbit(512Kbyte) MAI-SP3E-D32-M4 æ°çºå£²è¨å¿µç¹ä¾¡\9,580å    æ°ééå®ãè¶ ç¹ä¾¡ãSH4 CPUãã¼ã ããMAI-SH4D32-L \7,980å    MAI-SH4D64-L \9,800åã ä¼å¡ç»é²ãªãã§ãè³¼å ¥å¯è½ã§ããHOME PAGE //www.mai-denshi.co.jp ãæ°è»½ã«ãåãåããä¸ããã ã¨ã ã¨ã¼ã¢ã¤é»åæéä¼ç¤¾ æ¬å¤ å¼ ã¡ã¼ã«: mai@inc.email.ne.jp
procedureã使ãã¨ãã·ãã¥ã¬ã¼ã·ã§ã³ã楽ã«æ¸ããã architecture test of test_module is procedure pe(signal CLK : in std_logic) is begin wait until CLK'event and CLK='1'; end pe; procedure pe( num : in integer; signal CLK : in std_logic) is begin for I in 1 to num loop wait until CLK'event and CLK='1'; end loop; end pe; begin end test;注æããã®ã¯"signal"ã®è¨è¿°ã§ãããã ããâprocedureã®ä¸ã§ãã®ä¿¡å·ã®å¤åãèªããï¼ãã®å ´åã ã¨ãCLKã®å¤åãèªãã§ãããä¸æ¹ãnumã¯ãå¤åããèªãã§
ãã¤ã³ãã¯ä¸ã¤ã ï¼ãstate ã®ã¿ã¤ã宣è¨ã¯ä»¥ä¸ã®éãã type STATE is ( STA0 , STA1 , STA2 ); signal CURRENT_STATE,NEXT_STATE : STATE;ç¾å¨ã®ã¹ãã¼ãã¨æ¬¡ã®ã¹ãã¼ããä½ã£ã¦ããã ã次ãã¨ã¯ã次ã®ã¯ããã¯ã®ãã¨ãæãã ï¼ãclkã§ã¹ãã¼ããå ¥ãæ¿ããã ï¼ãï¼NEXT_STATEãä½ã+current stateã«å¿ããåºåãåºãï¼processã®ã»ã³ã·ãã£ããã£ãªã¹ãã¯ã ã»CURRENT_STATE ã»CURRENT_STATEã«å ãã¦ã次ã®STATEã決å®ããã®ã«å¿ è¦ãªsignal ãå ¥ããã ãã¨ãå¿ããã¡ãªcaseè¨æ³ã復ç¿ãã¦ããã case STATE is when <STATE1> => .... when <STATE2> => .... .... when others => ....
äºä¾4ï¼æ¶²æ¶ãã£ã¹ãã¬ã¤ã»ã¢ã¸ã¥ã¼ã«ã®å¶å¾¡åè·¯ æ£®ç° ä¸ å¤é¨åè·¯ åè·¯å³ï¼å³4-2主è¦é¨åï¼æ¶²æ¶ãã£ã¹ãã¬ã¤ã»ã¢ã¸ã¥ã¼ã«HDLè¨è¿°Verilog HDLï¼ãªã¹ã4-1å¤é¨å ¥åï¼ãªãå¤é¨åºåï¼a0ï¼csï¼eï¼rwï¼LCDå¶å¾¡ç·ï¼ï¼d0ï½d7ï¼LCDãã¼ã¿ï¼å é¨å ¥åï¼clkï¼nresetï¼di0ï½di7ï¼LCDãã¼ã¿ï¼ï¼cdï¼ã³ãã³ãã»ãã¼ã¿åãæ¿ãï¼ï¼wrï¼æ¸ãè¾¼ã¿ä¿¡å·ï¼å é¨åºåï¼rdyï¼æ¸ãè¾¼ã¿è¨±å¯ï¼ãã©ã¡ã¼ã¿ï¼T1ï¼T2ï¼T3ï¼T4ï¼ã¿ã¤ãï¼è©ä¾¡ç°å¢Altera社ï¼Qualtus II æè¿ï¼122ãã¯ã»ã«Ã32ãã¯ã»ã«ã¨å°åã®æ¶²æ¶ãã£ã¹ãã¬ã¤ï¼LCDï¼ã¢ã¸ã¥ã¼ã«ãå¸å ´ã«åºåã£ã¦ãã¾ãï¼ãã®LCD ã¢ã¸ã¥ã¼ã«ã«FPGAã§ã¢ã¯ã»ã¹ããå ´åã®ã¤ã³ã¿ã¼ãã§ã¼ã¹åè·¯ãä½æãã¾ããï¼ä»åã¯æ¸ãè¾¼ã¿ã®ã¿å®è£ ãã¾ããï¼ ããã§ã¯è±å½Intelligent Display Solutions社ã®LCD
åè·¯è¨è¿°ããã¹ããã³ãã§ããç¨ãããã®ã«ã¤ãã¦ï¼Verilog HDLã®ææ³ã®è¦ç´ã示ãã¾ãï¼ç°¡ç¥åãã¦è¡¨ç¾ãããã®ãããã¾ãï¼ã¾ãï¼çç¥ã§ããé ç®ã«ã¯ï¼» ï¼½ãä»ãã¾ããï¼ãï¼ç·¨éé¨ï¼ 1.åºæ¬é ç®1.1ãèå¥åâ é常ã®èå¥å è±åã¾ãã¯ã¢ã³ãã»ã¹ã³ã¢ï¼ _ ï¼ã§å§ã¾ãæååï¼æååä¸ã«ã¯ï¼è±åï¼æ°åï¼ã¢ã³ãã»ã¹ã³ã¢ï¼ _ ï¼ï¼ãã«è¨å·ï¼$ï¼ãå«ããã¨ãã§ããï¼å¤§æåã¨å°æåãåºå¥ããï¼ãè¨è¿°ä¾ã æ£ããèå¥åãcnt4ï¼_resetï¼TEN$ï¼INPUT ï¼å¤§æåãªã®ã§äºç´èªã®inputã¨ã¯åºå¥ã§ããï¼ èª¤ã£ãèå¥åã74LS00ï¼å é ãæ°åï¼ï¼$testï¼å é ã$ï¼ï¼xorï¼äºç´èªï¼ â ã¨ã¹ã±ã¼ããããèå¥å ããã¯ã»ã¹ã©ãã·ã¥ï¼ \ ï¼ã§å§ã¾ãæååï¼æ¥æ¬èªç°å¢ã§ã¯ï¿¥ã§å§ã¾ãæååï¼ï¼ä»»æã®å°åå¯è½ãªASCIIæåãå«ããã¨ãã§ããï¼ãã¯ã¤ãã»ã¹ãã¼ã¹ï¼ã¹ãã¼ã¹ï¼ã¿ãï¼æ¹è¡ï¼ãè
FPGAã¯ï¼ãã¾é»åæ©å¨è¨è¨è ã®éã§æ¥éã«ã¦ã¼ã¶ã¼ãå¢ããã¦ããããã¤ã¹ã®ä¸ã¤ã ããã¨ãã»ãã¼ã»ã¸ã¼ã»ã¨ã¼ãã¨å¼ã°ãããã®ããã¤ã¹ã®æ£å¼ãªååã¯ï¼ãfield programmable gate arrayããããããã®è¨èã®é æåã並ã¹ãã¨FPGAã«ãªããFPGAã¯ï¼å¤æ°ã®è«çåè·¯ï¼gateï¼ãä¸ã¤ã®åå°ä½ãããã«éç©ãï¼ã¢ã¬ã¤ï¼arrayï¼ç¶ã«ãããã¸ã¿ã«ICã®ä¸ç¨®ããããï¼ãfield programmableããã¤ã¾ãï¼è«çåè·¯ããfieldï¼ç¾å ´ï¼ãã§ããã°ã©ãã³ã°ã§ããã®ã大ããªç¹å¾´ã ãå ·ä½çã«ã¯ã»ã»ã»(è¨äºãèªã) 第2åãFPGAã®åºç¤ãã®ï¼ãFPGAã®ä¸ãã®ããã¦ã¿ãï¼ï¼6æä¸æ¬UPäºå®ï¼ 第3åãFPGAã®å©ç¹ãã®ï¼ãã·ã¹ãã ã»ã³ã¹ããä½æ¸ãããï¼7æä¸æ¬UPäºå®ï¼ 第4åãFPGAã®å©ç¹ãã®ï¼ããã¼ã¿ã®å¤§å®¹éåã¸ã®å¯¾å¿ï¼8æä¸æ¬UPäºå®ï¼ â»é£è¼ã¯ã2009å¹´12æã¾
by K.I æè¿ãé»åå·¥ä½ããé ããã£ã¦ãããã©ããã¤ã®éã«ãä¸ã®ä¸ã«ã¯PICã¿ããã«ä¾¿å©ãªCPUã¯ãããã FPGAã使ãã°ããã£ã¹ã¯ãªã¼ãã§ãã¸ãã¯ä½ããªãã¦ãè¯ãã æããããªã®ãããã°ãªããããã§ãããã¶ãã¨ãã©ã³ã¯ã空ãã¡ãã£ããªã¼ãå°ãã¥ã¤ãªãããªããªãããã æ°ããè¨äºãä¸ã«ãªãããã«ã並ã³é ãå¤æ´ãã¾ããï¼140109ï¼ ãã¸ã¿ã«ãã£ã«ã¿é¢é£ã¯ããªããé»åå·¥ä½ã£ã½ããªã1ã®ã§ã ããã°ã©ã ã®é¨å±ã«ç§»åãã¾ããï¼161227ï¼ NodeRedã§Alexaé£æºâAlexaã§RaspberryPiã®LEDãç¹ç¯ããããPCãèµ·åããããã¦ã¿ã MachXo2ãµããã³âMachXo2-256HCã®QFN32ããã±ã¼ã¸ãä»æ´ãªãã試ããã¿ã FPGAã§FIRãã£ã«ã¿âFPGAã§ãã¸ã¿ã«ãã£ã«ã¿ã®ç¶ãã§ãFIRãã£ã«ã¿ã試ãã¦ã¿ã FPGAã§ãã¸ã¿ã«ãã£ã«ã¿âI2Såºåã«FPGAã§ç°¡
ãã®ä¼ç»ã¯ã ç§èåã®ãã¼ãã·ã§ãããç§æé»åéåãã«ã¦ 2006å¹´æ«ãããã販売ããã¦ãã ã«ã©ã¼ã°ã©ãã£ãã¯LCDã¢ã¸ã¥ã¼ã«ãã Design Wave Magazine (CQåºç社) ä»é²ã® Xilinx Spartan3E FPGAåºæ¿ã使ç¨ãã¦å ããã ã¨ãããã®ã§ãã ãããããã éæ¢ç»ã表示ãããã®ã¯ã¤ã¾ããªãã®ã§ã å®ç¨ã«èããããã®ã«ããããã ãããããªã¢ã¤ãã¢ã追å ãã¦ã¿ã¦ããã¨ããã§ãã ã«ã©ã¼ã°ã©ãã£ãã¯LCDã¢ã¸ã¥ã¼ã«ã¯400x96ããã26ä¸è²ã®TFTã¨ãã¤ã¹ããã¯ã§ãããªããã å価ã¯ããã300åãä½ãããã¯ã©ã¤ãç¨ã®ã¤ã³ãã¼ã¿ãå¿ è¦ã§ã ï¼ã¤ã³ãã¼ã¿ã¨ã®ã»ããã§ã¯1000åï¼ã ä¸æ¹ã®FPGAåºæ¿ã¯ç¹å¥å®ä¾¡2,480åã¨ãæããä¾¡æ ¼ã§ãã 使ç¨ããã®ã¯ Design Wave Magazine 2007å¹´7æå·ã® Xilin
å æ¥ããã¼ã ãããªãä½ã£ã¦ããæã®ãã¨ã NASãããã¼ã«ã«ã«åç»ãã¡ã¤ã«ãã³ãã¼ãããã¨ãããããæ®ãï¼æéãã¨ãè¨ããã¦ãã¾ãã¾ããã...
C8051F300 MC68HC908QT/QY æè¿ãæ»ã£ã¦ãã¾ãã®ã§ãå½ãã¼ã¸ã¯èªåã®ããã®åå¿é²ãæãåã¸ã®ã¡ãã»ã¼ã¸æ±ãã¨ãã¾ãã
ãã©æ12æå·ã§ã¯PICãã¤ã³ã³ãCPLDã§ä½ã£ã¦ãã¾ããæãªã¤ãããZ80ãMMKã«å ¥ãã¦ã¿ã¾ããããã¡ããCPUããå ¨é¨èªåã§ä½ãããã§ã¯ããã¾ãããåè·¯è¦æ¨¡ãå°ããã®ã§æåãªfz80ã³ã¢ã使ããã¦ãããã¾ããfz80ã³ã¢ã¯ãFPGAã§PC-8001ãä½ãè¨ç»ãã§ä½¿ãããCPUã³ã¢ã§ããfz80ã®ææ°ãã¼ã¸ã§ã³ã¯ãã¡ããããã¦ã³ãã¼ãã§ãã¾ãã ãããã¯å³ã§ãã ã¯ããã¯ã¯mmkã®50MHzã16åå¨ãã3.125MHzã«ãã¾ãããfz80ã«ã¯waitå ¥åãããã®ã§åå¨ããªãå®è£ ãããã§ãã RAMã¯ãªãã§ROMã ãã§ããLEDãã«ãã«ãããæä½éã®ROMãçµã¿åããåè·¯ã§å®è£ ãã¾ãã åæçµæã®åè·¯è¦æ¨¡ã¯LEæ°ã1255 / 2210 (57%)ã§ãããã¾ã ä½è£ãããã¾ããã æéã¯ã©ããè¦ãã°ããã®ãããã¾ãã§ãããTiming Analyzerã®summaryãè¦ãã¨Clock
soc-lm32ãã®å¾ï¼ï¼ ååã®æµãã§LatticeMico32ã®driversãã©ã«ãã®ä¸ã®ã©ã¤ãã©ãªã使ã£ã¦u-bootããã¼ããããã¨ãããããã©ã«ãã®ä¸ã«å ¥ã£ã¦ããªãã¤ã³ã¯ã«ã¼ããã¡ã¤ã«ããã£ã¦ãã©ããã³ã³ãã¤ã«ã§ããªããå¤åãã·ã¹ãã ã®ã¸ã§ãã¬ã¼ã¿ãªã©ã§ãã¡ã¤ã«ãçæããã®ã§ã¯ãªãã ãããï¼ãã以ä¸ã¯Latticeã®ãã¼ã«ãã¤ã³ã¹ãã¼ã«ããå¿ è¦ãããããã ããã¨ãããããã³ãã£ã³ã°ã«ããããã¨æãã ä»æã®DWMã§ãå±±éæ°ãLatticeã®ãã¢ãã¼ãä¸ã§Mico32ãè¤æ°ä½¿ã£ããã«ãã³ã¢ã·ã¹ãã ã®è¨äºãæ¸ãã¦ãããããã¢ãã¼ããè²·ã£ã¦è©¦ãã¦ã¿ã¦ãè¯ãããªï¼ã¨ãæã£ãããã¨ããããã¯ãã¼ããä½ãã»ãã«æ»ãããã¨æãã è¼ããããããªã¼OSããã£ããæãã¦ãã ããããªã«ããããããã®ãè¼ãããã®ã ãããã soc-lm32ã«èªä½ã®DDR SDRAMã³ã³ããã¼ã©ãè¼ããç©ãã»ããæ¹ã
å ¨æ¥ç¨çµäºãããã¾ããï¼ï¼ 9æ2æ¥ï¼ç«ï¼ãã4æ¥ï¼æ¨ï¼ã¾ã§ã®3æ¥éã®è¬ç¿ä¼ãç¡äºçµäºãããã¨ãåºæ¥ã¾ã ããæ¯æ¥40å以ä¸ã®æ¹ã«åè¬ãã¦ããã ããããã¨ããããã¾ãããã¢ã³ã±ã¼ã ã®ååçµæããã¯åé¡ç¹ãæããã«ãªãã¾ããããå ¨ä½è©ä¾¡ã¨ãã¦ã¯ãä»å¾ãå® æçã«éå¬ãã¦æ¬²ãããå½¹ã«ç«ã£ããç解ã§ãããªã©ã好è©ãããã ãã¾ããã FPGAããã¼ãéçºã«é¢ããè¬ç¿ä¼éå¬ã®å¸æãªã©ããã¾ãããä»å¾ãå¼ãç¶ãã æè¦ããå¯ãä¸ããããããããé¡ããããã¾ãã ã¢ã³ã±ã¼ãçµæãªã©ã¯æºåãåºæ¥æ¬¡ç¬¬å ¬è¡¨ããäºå®ã§ãã 主å¬è ãè¬å¸«ä¸å 対象è ï¼å¦çããã³ç 究è æ¥æï¼ 9æ2æ¥ï¼ç«ï¼ãã4æ¥ï¼æ¨ï¼ å ´æï¼ KEK 3å·é¤¨1éä¼è°å®¤(9/2)ã4å·é¤¨ã»ããã¼ãã¼ã«(9/3-4) åå è²»ï¼ç¡æ å å®¹ï¼ 9/2 ã³ã¼ã¹1. å ¥éç·¨ï¼FPGAè¨è¨ã®åºç¤ã¨ãã¦ãã¸ã¿ã«åè·¯å ¥
ãªãªã¼ã¹ãé害æ å ±ãªã©ã®ãµã¼ãã¹ã®ãç¥ãã
ææ°ã®äººæ°ã¨ã³ããªã¼ã®é ä¿¡
å¦çãå®è¡ä¸ã§ã
j次ã®ããã¯ãã¼ã¯
kåã®ããã¯ãã¼ã¯
lãã¨ã§èªã
eã³ã¡ã³ãä¸è¦§ãéã
oãã¼ã¸ãéã
{{#tags}}- {{label}}
{{/tags}}