35mmãã«ãµã¤ãºã®ãã©ã¼ã¬ã¹ä¸ç¼ã«ã¡ã©ãSitina 1ãã®ãã¼ãã¦ã§ã¢è¨è¨ãã½ããã¦ã§ã¢ã®ã½ã¼ã¹ã³ã¼ãããã¨ã³ã¸ãã¢ã®Wenting Zhangæ°ãGitLabã§å ¬éãã¦ãã¾ãã Wenting Zhang / Sitina1 · GitLab https://gitlab.com/zephray/sitina1 ãSitina 1ãã¯ãã¨ãã¨ã¢ããã°ã®ä¸ç¼ã¬ãã«ã¡ã©ããã¸ã¿ã«ã«ã¡ã©ã«æ¹é ããããã®èé¢ãã¼ããä½ãããã¸ã§ã¯ãã§ããããæçµçã«ã¯å®å ¨ãªãã©ã¼ã¬ã¹ä¸ç¼ã¬ã³ãºäº¤æå¼ã«ã¡ã©ã¨ãªãã¾ããã ã¬ã³ãºãåãä»ããSitina 1ã®å¤è¦³ã¯ä»¥ä¸ã®ããã«ãªãã¾ãã ãã¼ãã¦ã§ã¢ã®æ«å®çãªä»æ§ã¯ä»¥ä¸ã®éãã ãã¼ãä»æ§SoCXilinx Zynq 7010 (2x667MHz Cortex-A9ã28K ãã¸ã㯠ã»ã« FPGA)RAM512MB 16ãããDDR3 SDRAMAFEAna

{{#tags}}- {{label}}
{{/tags}}