ä»åã¯ãç°¡åãªãªãã¢ã³ãåè·¯ã¨çµã¿åããããã¥ã¢ã«ã¹ã¤ããã³ã°é»æºã§ãåºåé»å§ã®ã·ã¼ã±ã³ã¹ãåæã«å¶å¾¡ã§ããåè·¯ãç´¹ä»ããããã®åè·¯ã§ã¯ããªã³æã«3ã¤ã®åºåé»å§ãå¶å¾¡ããã ãªã³æã«3ã¤ã®åºåé»å§ãå¶å¾¡ ASICãFPGAãDSPã¯ãä½ç¨®é¡ãã®é»æºé»å§ãå¿ è¦ã¨ããä¸ã«ãé»æºãªã³ã®é çªã«å¶ç´ããããIï¼Oåè·¯ã¯é常æãé«é»å§ã§ããããå¤ãã®å ´åã¯ãæåã«ãªã³ã«ããç¶ãã¦ä»ã®é»æºãé«é»å§ããä½é»å§ã®é ã«ãªã³ã«ãã¦ãæå¾ã«ä¸»é»æºããªã³ã«ããå¿ è¦ãããã ãã®éãããé»æºãå¥ã®é»æºããããã¤ãªã¼ãéä¸é»å§ä»¥ä¸ã«é«ããªããªãããã«ããå¿ è¦ãããããããªãã¨ãIï¼Oåè·¯ããã®éå°ãªæ»ãé»æµããICãéã£ã¦ä½é»å§ç·å´ã«æµããé«ä¾¡ãªICãå£ãã¦ãã¾ãããã®å¯¾çã¨ãã¦ä¸è¬çãªã®ã¯ãé»æºã©ã¤ã³éã«é»å§ãä½ããªãé ã«ãã¤ãªã¼ããå¤ä»ãããé«å§å´ããä½å§å´é»å§ï¼ãã¤ãªã¼ãéä¸é»å§ã以å ã«ã¯ã©ã³ãããæ¹æ³ã§ãããã
{{#tags}}- {{label}}
{{/tags}}