ã³ã³ãã¥ã¼ã¿ã¢ã¼ããã¯ãã£ç 究ã®ææ°ååãISCA2015åå å ±åã ï¼ FPGAã¨ã¯ã¹ããªã¼ã ã»ã³ã³ãã¥ã¼ãã£ã³ã° 第7å (#fpgax #7)
2. â¾èªâ¼°å·±ç´¹ä» lï¬â¯ å¾å± Â èª ä¹ Â (Seiya  Tokui)   @beam2d  (Twitter,  GitHub) lï¬â¯ PFI  (2012-âââ2014)  -âââ>  PFN  (2014-âââ) lï¬â¯ å°â¾¨éï¼æ©æ¢°å¦ç¿ â⯠â¾èªç¶â¾è¨èªå¦ç理ãè¿åæ¢ç´¢ï¥ªã®ããã®ããã·ã³ã°ï¼ä¿®â¼ å£«ï¼ â⯠Deep  Learningï¼2012å¹´ï¦ç§ãããï½ï¼ãç»åã»æ åèªè識 lï¬â¯ 4  â½æã« Â Chainer  ãä½ãå§ãã¦ä»ã¯ãããã¡ã¤ã³ 2 3. ä»â½æ¥ã®ãã¯ãªã lï¬â¯ Deep  Learning  ã®å®è£ ãç´¹ä»ãã¾ã â⯠Deep  Learning  ã§ã©ããªãã¨ãã§ãããã¿ãããªè©±ã¯ãã¾ããï¼ã¦ã§ãä¸ ã®ã¹ã©ã¤ããè¨äºãæ¸ç±ãªã©ãåç §ãã¦ããã ããã°ã¨æãã¾ãï¼ â⯠ã¾ããã¥ã¼ã©ã«ãããã®ï¼å®è£ ã«åããï¼å®å¼åã«ã¤ãã¦ã話ãããã¨ã Chai
2. FPGAã¨ã¯ â Field Programmable Gate Array â Field ç¾å ´ã§ â Programmable ããã°ã©ã å¯è½ãª â Gate è«çç´ åã â Array ãã£ã±ã並ãã ã㤠â ç¾å ´ã§ããã°ã©ã ã§ããè«çåè·¯ 3. åè·¯ãããã°ã©ã ã§ãã â 1chip MSX â MSXã¨ãã1983å¹´ã®ãã½ã³ã³è¦æ ¼ãFPGAã§å®ç¾ â Z80 CPU â V9938ãã£ã¹ãã¬ã¤ããã»ããµ â AY-3-8910ãµã¦ã³ãã¸ã§ãã¬ã¼ã¿(PSG)
ç±³åå°ä½å¤§æã®ã¤ã³ãã«ããåæ¥ã®ç±³ã¢ã«ãã©ã100åãã«ï¼ç´1.2å åï¼è¶ ã§è²·åãããã¨ãã¦ããââã 2015å¹´3ææ«ãåå°ä½æ¥çã§ã¯å²ä¸æ大è¦æ¨¡ã¨ãªãM&Aï¼åä½µã»è²·åï¼äº¤æ¸ã®åå¨ãæããã«ãªã£ããåå¹´4æåæ¬ã«ã¯ã交æ¸ã¯æ±ºè£ãã¨ã®å ±éãæµããä¸æ¹ã4æ13æ¥ã«ã¯ã¢ã«ãã©ã®å¤§æ ªä¸»ãçµå¶é£ã«ãã¢ã«ãã©ã¯ã¤ã³ãã«ã¨äº¤æ¸ã®ãã¼ãã«ã«æ»ãã¹ãã ãã¨ã®æ¸ç°¡ãéããªã©ãæ²éåããã¨ã¯è¨ããªãç¶æ³ã ã ãã®M&A交æ¸ã¯ã次ä¸ä»£ã®ã³ã³ãã¥ã¼ãã£ã³ã°ã»ã¢ã¼ããã¯ãã£ã¼ããããè¦æ¨©äºãã®ä¸ç«¯ã¨ããããã®ã ã x86ç³»CPUï¼ãã¤ã¯ãããã»ããµï¼ã¨DRAMãæ±ç¨ãã¹ç¾¤ããããããPCï¼ãã½ã³ã³ï¼ã¢ã¼ããã¯ãã£ã¼ãã¨å¼ã°ããæ§æã«åºã¥ãPCãµã¼ãã¼ã¯ãITæ¥çãå¸å·»ãããç±³ã°ã¼ã°ã«ããç±³ã¢ãã¾ã³ã»ãããã»ã³ã ã¾ã§å¤§æITä¼æ¥ã®ä¸æ ¸ã¤ã³ãã©ãä»ãæ¯ãã¦ããã PCãµã¼ãã¼ã¯ããã¾ã§ãåå°ä½ã®éç©åº¦ã2å¹´ã§åã«ãª
åå¼·ãå ¼ããMicrosoftã«ããæ¤ç´¢ã¨ã³ã¸ã³ã®FPGAåã«ã¤ãã¦ããããæ¸ããã¨æãã ä»åã¯ããã¯ã°ã©ã¦ã³ãããã®è©±ã 次åã¯Microsoftã®å®è£ ããã·ã¹ãã ã«ã¤ãã¦FPGAããã«ããããæ¸ããªããã ç¡é§ã«å³ãä½ã£ã¦ããã ã²ã¨ã¤è¨ããã®ã¯ã½ããã¦ã§ã¢ã¨ã³ã¸ãã¢ã§FPGAæ¹é¢ããããOpenCLã¬ãããªãã£ã¦è¶£å³ã¬ãã«FPGAè¨è¨ããã åªç§ãªå µéã«ãªãããã ãããä¼æ¥ãªã©ã«ãããFPGAã®ç¨é ç¾ç¶ã¯2㤠ã»ã¹ã«ã¼ãããéè¦å(大éãã¼ã¿ã®å¦ç) âæ©æ¢°å¦ç¿ âããã¹ãæ¤ç´¢ âç»åæ¤ç´¢ ã»ã¬ã¤ãã³ã·éè¦å âHFT(High Frequency Trade) âRTB(Real Time Bidding) âCEP(Complex Event Processing) ã«å©ç¨ããã¦ããã ã¯ã©ã¦ããµã¼ãã¹ã巨大ãªããããµã¼ãã¹ãå®ç¾ãããã¼ã¿ã»ã³ã¿ã§ã® ã»ç»åèªè ã»æå·å
3. Heterogeneous Computing Era OoO Core OoO Core OoO Core OoO Core L2 L2 L2 L2 L3 Cache DDR3 DRAM Multicore (Intel Corei7) L2 Cache GDDR5 DRAM GPU (NVIDIA GeForce) DDR3 DRAM Manycore (Intel Xeon Phi) DDR3 DRAM FPGA (Xilinx Virtex-7) 2015-03-11 Shinya T-Y, NAIST 3 4. FPGA (Field Programmable Gate Array) nï®â¯ ä¸èº«ãæ¹å¤å¯è½ãªLSI (PLD: Programmable Logic Device) lï¬â¯ è¨è¨è ãç¬èªã®ãã¸ã¿ã«åè·¯ãå½¢æãããã¨ãã§ãã lï¬â¯ 対ãã¦CPUãGPUã¯FLD
ã¯ãããè¦ã¦ãã¨ãFPGAã¨Arduinoã¨Rasberry PIã£ã¦ããªããå°ããã¦ããã¤ã¹æ¿ãã¦ä½¿ã£ã¦ã¦ä¼¼ããã®ã®ããã«è¦ããããããã¾ããã ãããªä¸ãã©ããéãã®ï¼ã£ã¦æã£ã¦ã人ããããã¨æã£ãã®ã§ãããããã®éãã¨ãããã¦ããããå¾ãããæè¡è ã¨ãã¦ã®ç¥èãã¾ã¨ãã¦ã¿ã¾ãã ã¾ããå¾ãããç¥èã¨ãã¦ãããããã®ããã¤ã¹ã®ä½¿ãæ¹ã¨å¨è¾ºç°å¢ãã£ã¦ã®ã¯ããã¾ãããããã¯å½ç¶ã¨ãã¦ããããããã®ããã¤ã¹ã®ä½¿ãæ¹ã¨å¨è¾ºç°å¢ããå¾ãã¡ãªããããããæ¯è¼ã¨ãã¦ã¾ã¨ãããã¨æãã¾ãã æ ¹åºã¯ããªãã§æè¿FPGAããã£ã¦ãããã£ã¦ãããã¨ã®èª¬æãªã®ã§ããããããã¤ã¢ã¹ãããã¨æã£ã¦ãã ããã FPGAã¨ããã®ã¯ãããã®ç¨®é¡ãªã®ã§ãå®éã«ã¯DE0ãªã©ã®FPGAè©ä¾¡ãã¼ãã¨ã®æ¯è¼ã§ãããä¸ã§ãDE0-nanoã¯å¤§ãããä¾¡æ ¼ãèããã¨ã豪è¯ãªArduinoãããã®ä½ç½®ã¥ãã¨ãã¦åºãã¦ããããã«ãè¦ãã¾ã
ã©ã³ãã³ã°
ã©ã³ãã³ã°
ã©ã³ãã³ã°
ãªãªã¼ã¹ãé害æ å ±ãªã©ã®ãµã¼ãã¹ã®ãç¥ãã
ææ°ã®äººæ°ã¨ã³ããªã¼ã®é ä¿¡
å¦çãå®è¡ä¸ã§ã
j次ã®ããã¯ãã¼ã¯
kåã®ããã¯ãã¼ã¯
lãã¨ã§èªã
eã³ã¡ã³ãä¸è¦§ãéã
oãã¼ã¸ãéã
{{#tags}}- {{label}}
{{/tags}}