A "C pseudorandom generator" of VHDL testbenches for Digital Systems Design project at Politecnico di Milano.
-
Updated
Jan 27, 2019 - C
A "C pseudorandom generator" of VHDL testbenches for Digital Systems Design project at Politecnico di Milano.
Add a description, image, and links to the testbenches topic page so that developers can more easily learn about it.
To associate your repository with the testbenches topic, visit your repo's landing page and select "manage topics."