Вектор-06ц в ПЛИС / Vector-06c in FPGA
-
Updated
Oct 22, 2024 - Verilog
#
altera-cyclone
Here are 3 public repositories matching this topic...
透過數位邏輯結合VHDL與Verilog的過程，作為從基礎數位邏輯到計算機系統結構，並實作出一顆CPU的教學書籍，希望未來可以成為教學範例檔案。目前將開發轉移到GitLab，因為可以呈現數學與MUL圖。
fpga
digital
vhdl
verilog
learn
xilinx
digital-logic
systemverilog
hdl
verilog-hdl
xilinx-fpga
xilinx-vivado
digital-logic-design
altera-fpga
altera-cyclone-v-sockit
altera-cyclone-iii-de0
altera-quartus
soc-kit
altera-cyclone
vhdl-verilog
-
Updated
Oct 25, 2023 - Verilog
Verilog code developed for the Altera Cyclone II EP2C5
-
Updated
Aug 30, 2021 - Verilog
Improve this page
Add a description, image, and links to the altera-cyclone topic page so that developers can more easily learn about it.
Add this topic to your repo
To associate your repository with the altera-cyclone topic, visit your repo's landing page and select "manage topics."