Application Report

SLAA199 May 2004

Using ADS8411/ADS8412 as a Serial ADC

Bhaskar Goswami and Rajiv Mantri

Data Acquisition Products

ABSTRACT

This application report discusses how to use a parallel ADC as a serial ADC by using a
low-cost CPLD. This concept is tested with a Texas Instruments ADS8411/12 (16-bit, 2
MSPS SAR ADC) and an Altera MAX 3000A CPLD. A full solution with schematic,
layout, and software for programming the CPLD is presented at the end of the report.
Contents
1
Introduction .....................................................................................................................................2
2
Hardware..........................................................................................................................................2
2.1 ADS8411 ...................................................................................................................................2
2.2 MAX 3000A CPLD.....................................................................................................................2
2.3 ByteBlasterMV Cable ................................................................................................................2
2.4 Hardware Interface....................................................................................................................2
2.5 Timing .......................................................................................................................................3
2.6 Quartus II 3.0 .........................................................................................................................4
Appendix A. Logic Diagram, Description, and Verilog Code of the CPLD Program ........................5
Appendix B. ADS8411 Schematic .........................................................................................................8

Figure 1.
Figure 2.

Figures
Simplified Block Diagram ..................................................................................................3
Timing Diagram at 2 MSPS................................................................................................3

Table 1.

Tables
Chipset Timings .................................................................................................................4

Altera, Quartus, MAX, and ByteBlaster are trademarks of Altera Corporation.

SLAA199

Introduction
The Texas Instruments ADS8411 is a 16-bit, 2 MSPS, unipolar single-ended ADC with parallel
interface and internal reference. The ADS8412 is a 16-bit, 2 MSPS, unipolar differential ADC
with parallel interface and internal reference. To complement the serial interface, this application
report discusses how to use this ADC as a serial output ADC. To convert the parallel data to
serial output, a CPLD (complex programmable logic device) is used. The same CPLD converts
the serial control signals ( CS , FS, SCLK, etc.) to parallel control signals and sends them to the
device. So, to the user, the ADC along with the CPLD (henceforth referred as a chipset) is a
serial device. The user sends serial control signals to the chipset and receives serial data
outputs. An Altera MAX 3000A-series CPLD is used.

Hardware
The hardware platform comprises the ADS8411 and the MAX 3000A CPLD. To program the
one-time programmable CPLD, an Altera ByteBlasterMV cable can be used.

2.1

ADS8411
The ADS8411 is a 16-bit, 2-MHz A/D converter with an internal 4.096-V reference. The device
includes a 16-bit, capacitor-based, SAR A/D converter with inherent sample and hold capability.

2.2

MAX 3000A CPLD

The Altera MAX 3000A-series CPLD was selected for this solution because of its low cost,
ease of use, and does not need a configuration device. The MAX 3000A CPLD part number is
EPM3032ATC44-10.

2.3

ByteBlasterMV Cable
The ByteBlasterMV parallel port download cable (ordering code: PL-BYTEBLASTERMV)
connects to a standard PC parallel port (also known as an LPT port). This cable drives
configuration data from the PC to MAX 3000A devices and configuration devices. Because
design changes are downloaded directly to the CPLD, prototyping is easy, and multiple design
iterations can be accomplished quickly.

2.4

Hardware Interface
The ADS8411 sends parallel data (D0-D15) to the CPLD (see Figure 1). SCLK and CS are sent
to the CPLD from outside. The CPLD generates the CONVST signal to control the parallel
device and also outputs the serial data. See the schematics in Appendix B for more detail.

Using ADS8411/ADS8412 as a Serial ADC

SLAA199

Serial Control
Signal

Parallel Data Out

...

ADS8411/2

Analog Input

CPLD
Serial Data
Out

Parallel Control Signal

Figure 1.

Simplified Block Diagram

The system inside the dashed line of Figure 1 works as a serial part.
t1
CS
tp1

tsu1

th1

tc
1

tp 2

15

16

SCLK
tp3

LSB

MSB

SDO
td1

td2

td3

BUSY
tt10p4

Figure 2.

2.5

tr

Timing Diagram at 2 MSPS

Timing
The serial interface used in this chipset is SPI (serial peripheral interface) compatible. The CS
and SCLK signals control the chipset (see Figure 2). The data is only available in the bus when
CS is low. Otherwise, the bus is in a 3-state mode. After the CS falling edge, the chipset waits
for the falling edge of SCLK. This clock is counted as the first SCLK. The MSB of the data
appears after the CS falling edge. Then, the next data appears after the rising edge of second
SCLK. Only 16 clocks per frame are necessary for the chipset to work. After that, the clock can
be free-running or withdrawn.

Using ADS8411/ADS8412 as a Serial ADC

SLAA199
Table 1.
Symbol

Parameter

MIN

t1

MAX

Unit

Width of a full frame

500

ns

tp 1

Pulse duration, CS high time

20

ns

th 1

Hold time, CS falling edge (first SCLK falling edge after CS

toggles from high to low) to SCLK falling edge

ns

tsu1

th
Setup time, 16 clock rising edge to CS rising edge

20

ns

tc

Cycle time, SCLK

20

ns

tp 2

Pulse duration, SCLK high

ns

tp 3

Pulse duration, SCLK low

td 1
td 2
tp 4

ns

Delay, CS high to SDO 3-state

15.5

ns

Delay, Falling edge of CS to SDO

15.5

ns

Pulse duration, Busy high

th

360

(1)

ns

tr

16 clock rising edge to Busy High

75

ns

td 3

Delay, Rising edge of SCLK to SDO toggle

9.5

ns

(1)

2.6

Chipset Timings

Maximum pulse duration data taken from ADS8411 data sheet (SLAS369).

Quartus II 3.0
The logic for converting parallel data to serial data and serial control signals to parallel control
signals is written in Quartus II 3.0 software from Altera. Verilog HDL is used to write the
hardware description. To program the CPLD, the user needs to download Quartus II 3.0 free
evaluation version from www.altera.com. The program is downloaded by the ByteBlasterMV
cable through the PC parallel port. The Verilog file and the schematics also are available in the
appendixes.

Using ADS8411/ADS8412 as a Serial ADC

SLAA199

Appendix A. Logic Diagram, Description, and Verilog Code of the CPLD

Program

Figure A-1.

Logic Diagram

Using ADS8411/ADS8412 as a Serial ADC

SLAA199
A.1 CPLD Program Logic
A.1.1 Parallel Data to Serial Data

Shift_register (inst) is a 16-bit parallel-to-serial shift register (see Figure A-1). It loads 16-bit data
when load = 1. Otherwise, it shifts the 16-bit data at every positive edge of the clock. Serial data
is given out in MSB-first format.
When CS is high, the 16-bit data is loaded into the shift register, but SCLK is disabled until CS
is low. After CS goes low, the chipset responds to the SCLK falling edge. To incorporate this
CS logic, the inverted Chip Select signal is sent to the D input of the DFF (inst2), and the
inverted SCLK signal is sent to the clock input of the DFF. The output of the DFF generates the
enable signal for the clock and for the shift register.

A.2 CONVST Generation

The 3-bit counter (inst6) along with the gates (inst7, 8, 9, and 11) generates the CONVST for
the parallel device. This is the conversion start signal required for the parallel device. CS resets
the counter, and output of the 4-input AND gate sets the counter. It ensures that the counter is
stopped after the 16th clock. Otherwise, the counter keeps producing CONVST , even if the CS is
not toggled. CONVST remains high from the 8th clock to the 15th clock. At the 16th clock, it falls
to LOW and conversion starts.

A.3 Verilog Code for the CPLD Program (File: shift_register.v)

module shift_register(clk, load, data, sdo);
parameter length=16;
input clk, load;
input [length-1:0] data;
output sdo;
reg sdo;
reg [length-1:0] q;
always @ (posedge clk or posedge load)
begin
if(load)
q<=data;
else
begin
q[15]<=q[14];
q[14]<=q[13];
q[13]<=q[12];
q[12]<=q[11];
q[11]<=q[10];
q[10]<=q[9];
q[9]<=q[8];

Using ADS8411/ADS8412 as a Serial ADC

SLAA199
q[8]<=q[7];
q[7]<=q[6];
q[6]<=q[5];
q[5]<=q[4];
q[4]<=q[3];
q[3]<=q[2];
q[2]<=q[1];
q[1]<=q[0];
end
sdo<=q[length-1];
end
endmodule

Using ADS8411/ADS8412 as a Serial ADC

SLAA199

Appendix B. ADS8411 Schematic

Sheets 1 and 2 of the ADS8411 schematic follow.

Using ADS8411/ADS8412 as a Serial ADC

QW QV Q' UQ TQ

QR SQ Q !Q )Q
MN M MK

`a #\]^_
`a #\]^_

M
/
$
"# % &
.
*+,- ()
* '

L

!

b ZYX
[ ZYX

% $#"

*+,- (S

* M

MK

L

m 4kB

~

J

BkA}

BkA{

BkA;

BkAA

BkAz

Bky

Bkx

cde

cde

cde

cde

cde

cde

cde

cde

##

)W

'

d#

##c

## #

V

ZYX
ZYX
YaZX
aZX
aZX
baZX
aZX
YaZX

.
+,- R('
-

L
. S()
+-, (S

R

S
U

)

L T
U
!
R
S
)

)T
,-. a` #\]^_
+

/M
J
,-.
+ (SW
)'
,-. V
+ (R
N

.

M

+-, R(! S
68== 68==
h 4 
4

'
&

h

a` ]^_ d
aa`` ]^_ ]^_ dd
* a` ]^_ d
a` ]^_ d
BkA| aa`` ]^_ ]^_ dd
a` ]^_ d

)!

V

i<6B
i<6B
4i h

N

.
*+,- S
* MN(
P
*
CDE CDE DFG CDE CDE
3 2 1
CDE
3
21
3 2 1 *
3 21
3 2 1
MO N
455
/ L
<6B
JK
3 2 1
3 2 1
I
33 22 11
CDE CDE

CDEDH CDE CDE

0
*

M

3 2 1 CDE CDEFE CDE

Z[X 3 2 1 <6B
7892<5=>A 6 1

`a ]^_ d cde
* 78923:A 6 1 7892<5=?@ 6 1

78923:;2<5=>;
61
455
33 22 11
3 2 1 FC
CDED

CDE CDE



M .

( "
(')
(+" * #

" #
&'

&'

L
/M
ZX /M
J
a` ]^_ d cde

/

. (R ,-. ()W ,-. () ,-. ()S ,-. ()! ,-. ()T ,-. (RW ,-. (R) ,-. (RS
*+,*+ *+ *+ *+ *+ *+ *+ *+
* * * * * * * * *
*
mnIo
m mp mq mr ms mt mu mv mw
4kB h m
* ?:j:9
kl9:
M
5364j9
J
?B
4i 5j h
R
L
i<6B i<6B
h
4i
?:fg F
?:fg C En
~ ~
C
C ~
~
~ ~





*

T

)R

O
J

aZ X

W

M
JL

M
/N
KN

@
>
>
=
>P
>A/
/
?
A
OA
N
KM
L
2K

>A
H
7G
DEF

IJ

C 5
B6
A
@A
0?
D
C 5
B6
A
@A
0?
>=
>
= <
0;
9
9:
08
7
6 5
0
4
23
01
./

vp
q{~
q|r
n wpxo
uv
xst
opzzx
p

. . .
. +. , .- +--

..

. . ;. .,

L\ N]N]VWXYZ[ K

N^LKJ
@
*
A
@
?

.
;
< : <T :;
T :;
:;
U <)
U )<
_^N]K SLRQPLO
RMLQRPO

\L VWXYZ[
NMKLJ
@
*
A
@
?

((
! " #$%&' #$)%'&
,- *+
!3 /0
. 102
=< 45 :; 67

. +. ,. .-. +--. . . ;.

. . .
. .
. . .

)

> ) =
+ , .- +-- ;

((
!3 " #$%&' #$)%'&
8,- *+
.

, ;
< :
:;
U <)
L\ Ne]NcdYZ[ bK `a
)< :;
) :;
U <
H /EFGE06D
BC

^RLQLPO
SNRKJ

.
. . .

I

.. ,.
9

. . .
.
)



. ,
10 45 ! 67 ; /0
<) :

,

yfg fg

oxp
,
wpx
* uv
,+,-+ }~p }~p }~p pst
, trs~ trs~ trs~ opqr
-?* oqx{|} oqx{|} oqx{|}

n n n n n n
hijkilm hijkilm hijkilm hijkilm hijkilm hijkilm

jim m m jn
in ik i ii n

IMPORTANT NOTICE
Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications,
enhancements, improvements, and other changes to its products and services at any time and to discontinue
any product or service without notice. Customers should obtain the latest relevant information before placing
orders and should verify that such information is current and complete. All products are sold subject to TIs terms
and conditions of sale supplied at the time of order acknowledgment.
TI warrants performance of its hardware products to the specifications applicable at the time of sale in
accordance with TIs standard warranty. Testing and other quality control techniques are used to the extent TI
deems necessary to support this warranty. Except where mandated by government requirements, testing of all
parameters of each product is not necessarily performed.
TI assumes no liability for applications assistance or customer product design. Customers are responsible for
their products and applications using TI components. To minimize the risks associated with customer products
and applications, customers should provide adequate design and operating safeguards.
TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right,
copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process
in which TI products or services are used. Information published by TI regarding third-party products or services
does not constitute a license from TI to use such products or services or a warranty or endorsement thereof.
Use of such information may require a license from a third party under the patents or other intellectual property
of the third party, or a license from TI under the patents or other intellectual property of TI.
Reproduction of information in TI data books or data sheets is permissible only if reproduction is without
alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction
of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for
such altered documentation.
Resale of TI products or services with statements different from or beyond the parameters stated by TI for that
product or service voids all express and any implied warranties for the associated TI product or service and
is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.
Following are URLs where you can obtain information on other Texas Instruments products and application
solutions:
Products

Applications

Amplifiers

amplifier.ti.com

Audio

www.ti.com/audio

Data Converters

dataconverter.ti.com

Automotive

www.ti.com/automotive

DSP

dsp.ti.com

Broadband

www.ti.com/broadband

Interface

interface.ti.com

Digital Control

www.ti.com/digitalcontrol

Logic

logic.ti.com

Military

www.ti.com/military

Power Mgmt

power.ti.com

Optical Networking

www.ti.com/opticalnetwork

Microcontrollers

microcontroller.ti.com

Security

www.ti.com/security

Telephony

www.ti.com/telephony

Video & Imaging

www.ti.com/video

Wireless

www.ti.com/wireless

Mailing Address:

Texas Instruments
Post Office Box 655303 Dallas, Texas 75265
Copyright 2004, Texas Instruments Incorporated