Skip to content
#

rtl-simulations

Here are 3 public repositories matching this topic...

Language: All
Filter by language

This repository showcases various projects developed on the DE10-Lite board (Intel MAX 10 FPGA) using Quartus Prime Lite software. The projects primarily focus on Finite State Machines (FSMs) and communication protocols, implemented in VHDL. Each project includes HDL code, testbenches, simulations, and qsf files for pin assignments.

  • Updated Sep 6, 2024
  • VHDL

This repository showcases various projects developed on the DE10-Lite board (Intel MAX 10 FPGA) using Quartus Prime Lite software. Each project includes HDL code, testbenches, simulations, and pin assignments, providing a comprehensive view of the FPGA design process.

  • Updated Sep 6, 2024
  • VHDL

This repository showcases various projects developed on the DE10-Lite board (Intel MAX 10 FPGA) using Quartus Prime Lite software. The projects primarily focus on Finite State Machines (FSMs) and communication protocols, implemented in VHDL. Each project includes HDL code, testbenches, simulations, and .qsf files for pin assignments

  • Updated Sep 5, 2024
  • Verilog

Improve this page

Add a description, image, and links to the rtl-simulations topic page so that developers can more easily learn about it.

Curate this topic

Add this topic to your repo

To associate your repository with the rtl-simulations topic, visit your repo's landing page and select "manage topics."

Learn more