This repository contains an implementation of a RV32I fetch pipeline microprocessor. The RV32I is a 32-bit RISC-V instruction set architecture, with the 'I' extension indicating the base integer instructions.
vhdl
verilog
hardware-designs
gtkwave
pipeline-processor
system-verilog
rv32i
verilator
verilog-codes
risc-v-assembly
single-cycle-processor
muhammadtalhasami-github-
rv32i-processor
fetch-stage-pipeline
risc-v-processor
risc-v-pipeline
verilog-code-examples
system-verilog-codes
risc-v-processor-images
single-cycle-processor-gtkwave-image
-
Updated
Aug 10, 2024 - Verilog