Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Release v1.3.8 #408

Merged
merged 8 commits into from
Jun 11, 2018
Merged

Release v1.3.8 #408

merged 8 commits into from
Jun 11, 2018

Conversation

kristopk
Copy link
Contributor

@kristopk kristopk commented Jun 7, 2018

No description provided.

@kristopk kristopk merged commit 7f1e767 into master Jun 11, 2018
@kristopk kristopk deleted the RC_v1_3_8 branch June 12, 2018 03:47
kyyalama2 pushed a commit that referenced this pull request May 24, 2022
* Updating the build scripts with setting parameter hd.clockRoutingWireReduction to  false as a workaorund for Vivado 2017.4 bug.
	modified:   hdk/cl/examples/cl_dram_dma/build/scripts/create_dcp_from_cl.tcl
	modified:   hdk/cl/examples/cl_hello_world/build/scripts/create_dcp_from_cl.tcl
	modified:   hdk/cl/examples/cl_hello_world_vhdl/build/scripts/create_dcp_from_cl.tcl
	modified:   hdk/cl/examples/cl_uram_example/build/scripts/create_dcp_from_cl.tcl

* updating dsa with 062918 deiverable from xilinx. This dsa has the " xocc --xp vivado_param:hd.clockRoutingWireReduction=false" option baked in
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

Successfully merging this pull request may close these issues.

2 participants