I have created (BlockConnect) a Decentralized Social Media Application using Blockchain (Web 3.0) with my 2 Classmates.
I am also interested in FPGA development, Verilog & SystemVerilog.
-
Ghulam Ishaq Khan Institute, Swabi, Pakistan
- Lahore, Pakistan
- in/muhammad-tahir-zia-6138592a9
- tahirr.z
Popular repositories Loading
-
Design-to-Improve-Speech-Signal-quality-through-Spectrum
Design-to-Improve-Speech-Signal-quality-through-Spectrum PublicSignal Processing design to improve SPEECH signal quality through spectrum by mainly using Filtration Techniques (IEEE Report & MATLAB code).
MATLAB 1
-
X-ray-Bone-Fracture-Detection
X-ray-Bone-Fracture-Detection PublicDetects if the bone is fractured or not. Pre-processing includes Image Data generator, Training Data Augmentation, Testing Normalization and Data loading etc.
Jupyter Notebook 1
-
Brain-Tumor-Classification-via-Deep-Learning
Brain-Tumor-Classification-via-Deep-Learning PublicAn AI model that Classifies between 4 classes of Brain Tumors. Well-established CNN architecture pre-trained on a massive dataset of MRI scans. VGG16 model is used for this task.
Jupyter Notebook 1
-
Water-Tank-Automation
Water-Tank-Automation PublicA Water Tank Automation system using Arduino UNO, Multiple Sensors, Water Pumps & Relays (Implementation on Arduino IDE).
C++ 1
-
Digital-Clock-Verilog
Digital-Clock-Verilog PublicThis repository contains a Verilog implementation of a 24-hour digital clock designed for FPGA platforms. The design displays hours, minutes, and seconds on a 7-segment display, providing a complet…
Tcl 1
-
RISC-V-CPU-Core
RISC-V-CPU-Core PublicThis repository contains a SystemVerilog implementation of a basic 5-stage pipeline RISC-V processor. The processor includes a register file, ALU, control unit, instruction memory, and data memory.…
SystemVerilog 1
If the problem persists, check the GitHub status page or contact support.