Pinned Loading
-
FPGA-ACC-MAC
FPGA-ACC-MAC Public4×4 7-bit matrix multiplication hardware accelerator using a systolic array, with a Python driver for the Basys 3 FPGA and a systolic array UVC using UVM.
SystemVerilog 1
-
-
Enhanced-S-DES-as-RNG-for-stream-cipher-VLSI-implementation-using-Opensource-tools
Enhanced-S-DES-as-RNG-for-stream-cipher-VLSI-implementation-using-Opensource-tools PublicEnhanced version of S-DES algorithm modified to be used as a random number generator to make a stream cipher the project completed the VLSI flow with only Opensource software's.
Python
-
Sky130_PDK_INV_VTC
Sky130_PDK_INV_VTC PublicCreating vtc for an inverter in xschem utilizing sky 130 pdk pfets and nfets with variable W factor to observe how it affects the inverter's switching point.
-
esp8266-UDP-to-FM-PWM-pin-
esp8266-UDP-to-FM-PWM-pin- PublicExperimental approach to send audio data to ESP using UDP protocol and using PWM pin for FM modulation for transmission.
C++
If the problem persists, check the GitHub status page or contact support.