Skip to content
#

han-carlson

Star

Here is 1 public repository matching this topic...

Language: Verilog
Filter by language
All 4 C 1 Java 1 Python 1 Verilog 1
Performance-Analysis-of-Parallel-Prefix-Adders-Using-Zynq-7000-APSoC

neeraj1397 / Performance-Analysis-of-Parallel-Prefix-Adders-Using-Zynq-7000-APSoC

Star 9

Performed a comparative study of Parallel Prefix Adders using Verilog HDL on Zynq-7000 APSoC (PL) from XIlinx. Circuits are simulated, synthesized and implemented using Vivado Design Suite.

fpga verilog vivado prefix-tree adder xilinx-fpga xilinx-vivado zynq-7000 han-carlson brent-kung kogge-stone-adder ladner-fischer carry-look-ahead-adder ripple-carry-adder carry-save-adder prefix-adder
  • Updated Apr 13, 2021
  • Verilog

Improve this page

Add a description, image, and links to the han-carlson topic page so that developers can more easily learn about it.

Curate this topic

Add this topic to your repo

To associate your repository with the han-carlson topic, visit your repo's landing page and select "manage topics."

Learn more