CLEAR is an Open Source FPGA ASIC delivered to you on its development board and its open source software development tools and all the ASIC design tools used to create it.
-
Updated
Mar 19, 2022 - Verilog
#
efpga
Here are 4 public repositories matching this topic...
QuickLogic EOS S3:Cortex-M4 to FPGA Fabric via WISHBONE bus Sample Code with 8bit CAMERA-IF
-
Updated
Dec 4, 2021 - C
This respository contains the source code for the Hydrophonic Agriculture Learning project for the Climate Change Challenge from SensiML and QuickLogic. Either Hardware and Software repositories cointain Board Support Packages.
-
Updated
May 15, 2021
Improve this page
Add a description, image, and links to the efpga topic page so that developers can more easily learn about it.
Add this topic to your repo
To associate your repository with the efpga topic, visit your repo's landing page and select "manage topics."