Skip to content
View prajwalgekkouga's full-sized avatar

Block or report prajwalgekkouga

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. AHB-to-APB-Bridge AHB-to-APB-Bridge Public

    The AHB to APB bridge is an AHB slave and the only APB master which provides an interface between the highspeed AHB and the low-power APB. Read and write transfers on the AHB are converted into equ…

    Verilog 49 14

  2. Digital-Clock-in-Verilog Digital-Clock-in-Verilog Public

    Verilog 1

  3. XOR_Inference_TsetlinMachine XOR_Inference_TsetlinMachine Public

    Verilog Modelling of the Inference structure of Tsetlin Machine algorithm using XOR relation for testing.

    Verilog 1