Skip to content
View indigoparadox's full-sized avatar

Block or report indigoparadox

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Starred repositories

8 stars written in VHDL
Clear filter

VHDL compiler and simulator

VHDL 636 80 Updated Nov 23, 2024

SatCat5 is a mixed-media Ethernet switch that lets a variety of devices communicate on the same network.

VHDL 420 28 Updated Nov 15, 2024

Implementation of a Tensor Processing Unit for embedded systems and the IoT.

VHDL 401 61 Updated Jan 5, 2019

Component video modification for the C64 8-bit computer

VHDL 257 36 Updated Feb 27, 2024

MEGA65 FPGA core

VHDL 245 88 Updated Oct 22, 2024

🔌 CPU86 - Free VHDL CPU8088 IP core - ported to Papilio and Max1000 FPGA

VHDL 42 10 Updated May 27, 2022

A transformable CPU, one version using FPGA technology and another using an ARM Cortex-M4 (K64F) to upgrade venerable Z80 systems in-situ. Project uses VHDL, C/C++, ARM, ZPU & Z80 Assembler.

VHDL 9 1 Updated Sep 4, 2022

A "soft" (VHDL) implementation of the UTMI+ PHYs specification using the SERDES found in Xilinx Spartan-6.

VHDL 9 5 Updated Nov 4, 2014