Vertex 6 FPGA GTx Transciever Simulation in Xilinx ISE using Xilinx IP Core
-
Updated
Apr 20, 2020 - Verilog
Vertex 6 FPGA GTx Transciever Simulation in Xilinx ISE using Xilinx IP Core
Add a description, image, and links to the vertex-6 topic page so that developers can more easily learn about it.
To associate your repository with the vertex-6 topic, visit your repo's landing page and select "manage topics."