Search results

Add support for RapidWright

Status: Open.

#516 In chipsalliance/fpga-tool-perf;

· tmichalak opened on Nov 10, 2022

shebang in scripts that look like they are meant to be sourced

Status: Open.

#487 In chipsalliance/fpga-tool-perf;

· hzeller opened on Sep 26, 2022

Bitstream generation fails due to missing features

Status: Open.

#443 In chipsalliance/fpga-tool-perf;

· acomodi opened on Jul 14, 2022

Results visualization: add possibility to hide lines

good first issueGood for newcomersGood for newcomers

Status: Open.

#402 In chipsalliance/fpga-tool-perf;

· acomodi opened on Apr 13, 2022

Stop using the uhdm yosys conda package

Status: Open.

#386 In chipsalliance/fpga-tool-perf;

· tgorochowik opened on Jan 4, 2022

FASM runtime doesn't make sense (lifcl-17, hps-accel-gen1)

Status: Open.

#381 In chipsalliance/fpga-tool-perf;

· tcal-x opened on Nov 24, 2021

third_party/vexriscv-verilog is using an mlabs repo

Status: Open.

#376 In chipsalliance/fpga-tool-perf;

· tcal-x opened on Nov 15, 2021

yosys-vivado fails but vpr passes on baselitex-nexys-video XC7-A200T

Status: Open.

#373 In chipsalliance/fpga-tool-perf;

· mithro opened on Nov 9, 2021

vpr toolchain on baselitex-nexys-video XC7-A200T shows "None" for meets timing

Status: Open.

#372 In chipsalliance/fpga-tool-perf;

· mithro opened on Nov 9, 2021

Capture and display DSP/Multiplier resource counts, even for flows that can't map to them.

Status: Open.

#368 In chipsalliance/fpga-tool-perf;

· tcal-x opened on Nov 4, 2021

nextpnr-nexus: resource counts are not captured correctly

Status: Open.

#367 In chipsalliance/fpga-tool-perf;

· tcal-x opened on Nov 4, 2021

Unify quicklogic with the VPR toolchain

Status: Open.

#363 In chipsalliance/fpga-tool-perf;

· acomodi opened on Oct 13, 2021