-
Notifications
You must be signed in to change notification settings - Fork 1
Issues: PyFPGA/openflow
New issue
Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.
By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.
Already on GitHub? Sign in to your account
Author
Label
Projects
Milestones
Assignee
Sort
Issues list
Add support for MachXO2 devices (when mature)
enhancement
New feature or request
#5
opened Feb 18, 2021 by
rodrigomelo9
Add support for VTR + prj x-ray (when mature)
enhancement
New feature or request
#4
opened Feb 18, 2021 by
rodrigomelo9
Add support for multiple constraints files
enhancement
New feature or request
#2
opened Feb 11, 2021 by
rodrigomelo9
Try to implement mixed languages for synthesis (VHDL+Verilog)
enhancement
New feature or request
#1
opened Feb 11, 2021 by
rodrigomelo9
ProTip!
What’s not been updated in a month: updated:<2024-10-30.