TL082
TL082
TL082
s LOW INPUT BIAS AND OFFSET CURRENT s OUTPUT SHORT-CIRCUIT PROTECTION s HIGH INPUT IMPEDANCE JFET INPUT
STAGE
N DIP8 (Plastic Package)
s INTERNAL FREQUENCY COMPENSATION s LATCH UP FREE OPERATION s HIGH SLEW RATE : 16V/s (typ)
ORDER CODE DESCRIPTION The TL082, TL082A and TL082B are high speed JFET input dual operational amplifiers incorporating well matched, high voltage JFET and bipolar transistors in a monolithic integrated circuit. The devices feature high slew rates, low input bias and offset current, and low offset voltage temperature coefficient. PIN CONNECTIONS (top view)
1 - Offset null 1 2 - Inverting input 1 3 - Non-inverting input 1 4 - VCC5 - Non-inverting input 2 6 - Inverting input 2 7 - Output 2 8 - VCC+ 1/11 Part Number Temperature Range Package N D P
TL082M/AM/BM -55C, +125C TL082I/AI/BI -40C, +105C TL082C/AC/BC 0C, +70C Example : TL082CD, TL082IN
N = Dual in Line Package (DIP) D = Small Outline Package (SO) - also available in Tape & Reel (DT) P = Thin Shrink Small Outline Package (TSSOP) - only available in Tape & Reel (PT)
1 2 3 4 + +
8 7 6 5
March 2002
SCHEMATIC DIAGRAM
VCC
2 0 0
Output
1 0 0 30k
1/2 TL082
8.2k
1.3k VCC
35k
1.3k
35k
1 0 0
Parameter Supply voltage - note 1) Input Voltage - note Power Dissipation Output Short-circuit Duration - note 4) Operating Free-air Temperature Range Storage Temperature Range
2) 3)
TL082M, AM, BM
TL082I, AI, BI
TL082C, AC, BC
Unit V V V mW
C C
All voltage values, except differential voltage, are with respect to the zero reference level (ground) of the supply voltages where the zero reference level is the midpoint between VCC + and VCC -. The magnitude of the input voltage must never exceed the magnitude of the supply voltage or 15 volts, whichever is less. Differential voltages are the non-inverting input terminal with respect to the inverting input terminal. The output may be shorted to ground or to either supply. Temperature and/or supply voltages must be limited to ensure that the dissipation rating is not exceeded
2/11
13
DVio Iio
Input Offset Voltage Drift Input Offset Current - note Tamb = +25C Tmin Tamb Tmax Input Bias Current -note 1 Tamb = +25C Tmin Tamb Tmax Large Signal Voltage Gain (RL = 2k, Vo = 10V) Tamb = +25C Tmin Tamb Tmax Supply Voltage Rejection Ratio (RS = 50) Tamb = +25C Tmin Tamb Tmax Supply Current, no load Tamb = +25C Tmin Tamb Tmax Input Common Mode Voltage Range Common Mode Rejection Ratio (RS = 50) Tamb = +25C Tmin Tamb Tmax Output Short-circuit Current Tamb = +25C Tmin Tamb Tmax Output Voltage Swing Tamb = +25C RL = 2k RL = 10k RL = 2k RL = 10k 11 50 25 80 80
1)
10 5 100 10 400 20
V/C pA nA pA nA V/mV
Iib
20
20
Avd
200
200 dB
SVR
86
86 mA
2.5 2.5 V dB
80 80 10 10 10 12 10 12 8
70 70 60 60 10 10 10 12 10 12 8
mA 40 40 60 60 V 12 13.5 12 13.5
Ios
Vopp
SR tr Kov GBP Ri
Slew Rate (Tamb = +25C) Vin = 10V, RL = 2k, CL = 100pF, unity gain Rise Time (Tamb = +25C) Vin = 20mV, RL = 2k, CL = 100pF, unity gain Overshoot (Tamb = +25C) Vin = 20mV, RL = 2k, CL = 100pF, unity gain Gain Bandwidth Product (Tamb = +25C) Vin = 10mV, RL = 2k, CL = 100pF, f= 100kHz Input Resistance
3/11
Symbol
Parameter Total Harmonic Distortion (Tamb = +25C), f= 1kHz, RL = 2k,CL = 100pF, Av = 20dB, Vo = 2Vpp Equivalent Input Noise Voltage RS = 100, f = 1KHz
THD
0.01
0.01 nV ----------Hz
degrees
en m
15 45 120
15 45 120
dB
The input bias currents are junction leakage currents which approximately double for every 10C increase in the junction temperature.
4/11
30 25
RL = 10 k Tamb = +25C
20
15 10
5
0 2 4 6 8 10 12 SUPPLY VOLTAGE ( V) 14 16
5/11
0.01 -50
-25
25
50
75
100
125
-25
25
50
75
100
125
TEMPERATURE (C)
TEMPERATURE (C)
LARGE SIGNAL DIFFERENTIAL VOLTAGE AMPLIFICATION AND PHASE SHIFT versus FREQUENCY
180
10
1 100
90
100
250 225 200 175 150 125 100 75 50 25 0 -75 -50 -25 0 25 50 TEMPERATURE (C)
75
100
125
2.0 1.8 1.6 1.4 1.2 1.0 0.8 0.6 0.4 0.2 0 -75 -50 -25 0 25 50 TEMPERATURE (C)
2.0 1.8 1.6 1.4 1.2 1.0 0.8 0.6 0.4 0.2 0
75
100
125
4 6 10 12 14 8 SUPPLY VOLTAGE ( V)
16
6/11
89 COMMON MODE MODE REJECTION RATIO (dB) 88 87 86 85 84 83 -75 -50 -25 0 25 50 75 100 125
R L = 10 k VC C = 15V
6 4 2 0 -2 -4 -6 0
VCC= 15V R L = 2 kW
OUTPUT
INPUT
0.5
1.5
2.5
3.5
TEMPERATURE (C)
TIME (m s)
70 60
90%
20 16 12 8 4
10%
50 40 30 20 10 0 10 40 100 400 1k
0 -4 0
tr
0.1 0.2 0.3 0.4 TIME (s)
R L = 2k Tamb = +25C
0.5 0.6 0.7
CC
= 15V
4k
10k
40k 100k
FREQUENCY (Hz)
1 TOTAL HARMONIC DISTORTION (%) 0.4 0.1 0.04 0.01 0.004 0.001 100 400 1k 4k 10k 40k 100k FREQUENCY (Hz) V V = = 15V 15V CC CC 1 A A V= = 1 V V V O (rms) = 6V O (rms) = 6V T amb = = +25C T amb +25C
7/11
10k 1k
eI
1/2 TL082
eo
RL
CL = 100pF
1N 4148
18pF
18pF 1/2 TL082 88.4k
1k
88.4k
6 sin t 1/2 TL082 1k 6 cos t
18pF 88.4k
1N 4148
18k *
+15V
* These resistors values may be adjusted for a symmetrical output
8/11
Millimeters Dim. Min. A a1 B b b1 D E e e3 e4 F i L Z 0.51 1.15 0.356 0.204 7.95 2.54 7.62 7.62 6.6 5.08 3.81 1.52 Typ. 3.32 1.65 0.55 0.304 10.92 9.75 0.020 0.045 0.014 0.008 0.313 Max. Min.
Inches Typ. 0.131 0.065 0.022 0.012 0.430 0.384 0.100 0.300 0.300 0260 0.200 0.150 0.060 Max.
3.18
0.125
9/11
c1
a2
s e3 E
D M
5
F
Millimeters Dim. Min. A a1 a2 a3 b b1 C c1 D E e e3 F L M S 0.1 0.65 0.35 0.19 0.25 4.8 5.8 1.27 3.81 3.8 0.4 4.0 1.27 0.6 8 (max.) 0.150 0.016 Typ. Max. 1.75 0.25 1.65 0.85 0.48 0.25 0.5 45 (typ.) 5.0 6.2 0.189 0.228 Min. 0.004 0.026 0.014 0.007 0.010
a1
Inches Typ. Max. 0.069 0.010 0.065 0.033 0.019 0.010 0.020 0.197 0.244 0.050 0.150 0.157 0.050 0.024
10/11
L1
L1
E1
SEATING PLANE
A A2 A1 5 D b 8
8
4 e
PIN 1 IDENTIFICATION
Millimeters Dim. Min. A A1 A2 b c D E E1 e k l L L1 0.05 0.80 0.19 0.09 2.90 4.30 0 0.50 0.45 Typ. Max. 1.20 0.15 1.05 0.30 0.20 3.10 4.50 8 0.75 0.75 Min. 0.01 0.031 0.007 0.003 0.114 0.169 0 0.09 0.018
Inches Typ. Max. 0.05 0.006 0.041 0.15 0.012 0.122 0.177 8 0.030 0.030
1.00
0.039
Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics. The ST logo is a registered trademark of STMicroelectronics 2001 STMicroelectronics - Printed in Italy - All Rights Reserved STMicroelectronics GROUP OF COMPANIES Australia - Brazil - Canada - China - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States http://www.st.com
11/11
This datasheet has been download from: www.datasheetcatalog.com Datasheets for electronics components.