Skip to content

Commit

Permalink
change path to absolute
Browse files Browse the repository at this point in the history
  • Loading branch information
ibeckermayer committed Jan 14, 2024
1 parent b0e880d commit 677a559
Showing 1 changed file with 8 additions and 8 deletions.
16 changes: 8 additions & 8 deletions Hack/src/Hack.v
Original file line number Diff line number Diff line change
Expand Up @@ -4,8 +4,8 @@ module Hack (input wire clk,
output wire vga_vs, // vertical sync output
output wire [3:0] vga_r, // 4-bit VGA red output
output wire [3:0] vga_g, // 4-bit VGA green output
output wire [3:0] vga_b); // 4-bit VGA blue
output wire [3:0] vga_b); // 4-bit VGA blue

// connecting wires
wire [15:0] data_mem_out_to_cpu_inM;
wire [15:0] instr_mem_out_to_cpu_instruction;
Expand All @@ -16,9 +16,9 @@ module Hack (input wire clk,
// Driven by vga_ctrl
wire [14:0] screen_addr;
wire [14:0] screen_out;

// instantiate ROM
RAMROM #(16, "/home/ibeckermayer/Nand2TetrisFPGA/Assembler/write_every_other_pixel.hack") instr_mem
RAMROM #(16, "../../Assembler/write_every_other_pixel.hack") instr_mem
(
.clk(clk),
.address(cpu_pc_to_rom_address), // input
Expand All @@ -29,7 +29,7 @@ module Hack (input wire clk,
.load(0),
.in(0)
);

// instantiate CPU
CPU cpu
(
Expand All @@ -42,7 +42,7 @@ module Hack (input wire clk,
.addressM(cpu_addressM_to_data_mem_address), // output
.pc(cpu_pc_to_rom_address) // output
);

// instantiate RAM
RAMROM #(15) data_mem
(
Expand All @@ -54,7 +54,7 @@ module Hack (input wire clk,
.out(data_mem_out_to_cpu_inM), // output
.screen_out(screen_out)
);

// instantiate VGA controller
VGA320x240_Controller vga_ctrl
(
Expand All @@ -68,5 +68,5 @@ module Hack (input wire clk,
.vga_b(vga_b),
.vga_g(vga_g)
);

endmodule // Hack

0 comments on commit 677a559

Please sign in to comment.