メモリモデル入門（Sequential Consistencyã¨Total Store Orderã‚’ç†è§£ã™ã‚‹ï¼‰L1: r1 = y;L2: r2 = x; 並列プãƒã‚°ãƒ©ãƒ ã«ã¯éžæ±ºå®šæ€§ãŒã‚ã‚‹ã®ã§ã€çµæžœã¯ã²ã¨ã¤ã«ã¯æ±ºã¾ã‚Šã¾ã›ã‚“。ã„ãã¤ã‹ãƒ‘ターンを考ãˆã¦ã¿ã‚‹ã¨ã€ r1, r2 = (NEW, NEW), (0, NEW), (NEW, 0) ã®å¯èƒ½æ€§ãŒã‚ã‚‹ã“ã¨ãŒã‚ã‹ã‚Šã¾ã™: S1 < S2 < L1 < L2 → (NEW, NEW)S1 < L1 < S2 < L2 → (0, NEW)S2 < L2 < S1 < L1 → (NEW, 0) ã§ã¯ r1, r2 = (0, 0) ã¨ã„ã†çµæžœã¯ã‚ã‚Šã†ã‚‹ã§ã—ょã†ã‹ï¼Ÿ å°‘ã—考ãˆã¦ã¿ã‚‹ã¨ã“ã‚Œã¯ãªã•ãã†ã«æ€ãˆã¾ã™ï¼š r1 = 0を仮定ã™ã‚‹ã“ã®ã¨ãL1 < S2ã§ã‚ã‚‹å„コアã®ãƒ—ãƒã‚°ãƒ©ãƒ ã®é †åºã‚ˆã‚ŠS1 < L1, S2 < L2ã§ã‚ã‚‹2ã¨3よりS1 < L1 < S2 < L2ã¨ã„ã†é †åºãŒæ±ºå®šã•ã‚Œã‚‹S1 < L2よりr2 = NEWã§ã‚ã‚‹ 以上ã®ã€Œç´ 朴ãªæŽ¨è«–ã€ã¯æ£
プãƒã‚°ãƒ©ãƒžãƒ¼ã®ãŸã‚ã®CPU入門 ― CPUã¯å¦‚何ã«ã—ã¦ã‚½ãƒ•ãƒˆã‚¦ã‚§ã‚¢ã‚’高速ã«å®Ÿè¡Œã™ã‚‹ã‹
新モãƒã‚¤ãƒ«Core-i7CPU 2670QM,2760QM,2860QM,2960XM出ãŸPC阿å—観
ã¯ã˜ã‚ã¦å¼•è¶Šã—è¿‘è·é›¢ã‚’使ã†äººãŒçŸ¥ã£ã¦ãŠããŸã„3ã¤ã®ãƒ«ãƒ¼ãƒ«
{{#tags}}- {{label}}
{{/tags}}