I/O ãƒãƒ¼ãƒˆã®åˆ¶å¾¡
â—‹ ã¯ã˜ã‚ã« ã“ã“ã¾ã§ã®å†…容ã§ã¯ã€ãƒ‡ãƒã‚¤ã‚¹ãƒ‰ãƒ©ã‚¤ãƒã¨è¨€ã£ã¦ã‚‚ソフトウェアã§å®Œçµã—ã¦ã—ã¾ã†å†…容ã°ã‹ã‚Šã§ã—ãŸã€‚ã“ã“ã§ã¯ã€å®Ÿéš›ã«ãƒãƒ¼ãƒ‰ã‚¦ã‚§ã‚¢ã‚’制御ã—ã¦ã¿ã‚‹ã“ã¨ã§ã€ãƒ‡ãƒã‚¤ã‚¹ãƒ‰ãƒ©ã‚¤ãƒã‚‰ã—ã„内容ã«ã—ã¦ã¿ãŸã„ã¨æ€ã„ã¾ã™ã€‚ 具体的ã«ã¯ã€PC ã«ä»˜ã„ã¦ã„ã‚‹ ( 最近㮠PC ã§ã¯ç„¡ã„ã‹ã‚‚ã—ã‚Œã¾ã›ã‚“ãŒã€‚。。 ) パラレルãƒãƒ¼ãƒˆ ( プリンタãƒãƒ¼ãƒˆ ) ã«ã€è‡ªä½œã®ç°¡å˜ãªé›»å回路を接続ã—ã¾ã™ã€‚ãã—ã¦ã€ãれを制御ã™ã‚‹ãŸã‚ã®ãƒ‡ãƒã‚¤ã‚¹ãƒ‰ãƒ©ã‚¤ãƒã‚’作æˆã—ã¾ã™ã€‚ CPU ã‹ã‚‰å‘¨è¾ºæ©Ÿå™¨ã‚’制御ã™ã‚‹å ´åˆã€é€šå¸¸ã®ãƒ¡ãƒ¢ãƒªç©ºé–“ã« I/O ãƒãƒ¼ãƒˆãŒãƒžãƒƒãƒ”ングã•ã‚Œã¦ãŠã‚Šãƒ¡ãƒ¢ãƒªã¨ãƒ‡ãƒ¼ã‚¿ã‚’ã‚„ã‚Šã¨ã‚Šã™ã‚‹æ„Ÿè¦šã§åˆ¶å¾¡ã™ã‚‹æ–¹æ³•ã¨ã€å…¥å‡ºåŠ›å°‚用ã®ã‚¢ãƒ‰ãƒ¬ã‚¹ç©ºé–“ã«å¯¾ã—ã¦å°‚用ã®å‘½ä»¤ã§ãƒ‡ãƒ¼ã‚¿ã‚’ã‚„ã‚Šã¨ã‚Šã™ã‚‹æ–¹æ³•ãŒã‚ã‚Šã¾ã™ã€‚後者ã®å ´åˆã€å…¥å‡ºåŠ›å°‚用ã®ã‚¢ãƒ‰ãƒ¬ã‚¹ç©ºé–“ã‚’ I/O アドレスã¨å‘¼ã³ã€ãƒ‘ラレルãƒãƒ¼ãƒˆã®åˆ¶å¾¡ã¯å¾Œè€…ã®æ–¹æ³•ã§è¡Œã„ã¾ã™ã€‚ ã“ã®ãƒšãƒ¼ã‚¸ã®å†…容ã¯è‡ªä½œã®é›»å回路を繋
Memory Ordering in Modern Microprocessors, Part I | Linux Journal
Since the 2.0 kernel release, Linux has supported a large number of SMP systems based on a variety of CPUs. Linux has done an excellent job of abstracting differences among these CPUs, even in kernel code. This article is an overview of one important difference: how CPUs allow memory accesses to be reordered in SMP systems. Memory accesses are among the slowest of a CPU's operations, due to the fa
1
リリースã€éšœå®³æƒ…å ±ãªã©ã®ã‚µãƒ¼ãƒ“スã®ãŠçŸ¥ã‚‰ã›
最新ã®äººæ°—エントリーã®é…ä¿¡
処ç†ã‚’実行ä¸ã§ã™
j次ã®ãƒ–ックマーク
kå‰ã®ãƒ–ックマーク
lã‚ã¨ã§èªã‚€
eコメント一覧を開ã
oページを開ã
GCC memory barrier __sync_synchronize vs asm volatile("": : :"memory")
Omicron メモリãƒãƒªã‚¢
LXR linux/Documentation/memory-barriers.txt
Multithreaded Programming Guide - Sun Microsystems
{{#tags}}- {{label}}
{{/tags}}