An FPGA-based MII to RMII & SMII converter to connect 100M ethernet PHY chip such as LAN8720 or KSZ8041TLI-S. 基于FPGA的MII转RMII和MII转SMII，用来连接LAN8720、KSZ8041TLI-S等百兆以太网PHY芯片。
-
Updated
Sep 14, 2023 - Verilog
#
100m-ethernet
Here is 1 public repository matching this topic...
Improve this page
Add a description, image, and links to the 100m-ethernet topic page so that developers can more easily learn about it.
Add this topic to your repo
To associate your repository with the 100m-ethernet topic, visit your repo's landing page and select "manage topics."