Skip to content
View A-Hares's full-sized avatar

Block or report A-Hares

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. SPI-NTI-GP SPI-NTI-GP Public

    A Verilog RTL implementation of a Master/Slave Serial Peripheral Interface Block

    Verilog 6 1

  2. VeriRisc_CPU VeriRisc_CPU Public

    very-reduced-instruction-set processor coded in the Verilog HDL

    Verilog 2

  3. LCD-FPGA-Spartan3E LCD-FPGA-Spartan3E Public

    A simple VHDL implementation of the LCD controller for the Spartan3E FPGA.

    VHDL

  4. Floating_point_ALU Floating_point_ALU Public

    Forked from petergad14/Floating_point_ALU

    VHDL

  5. cvw cvw Public

    Forked from openhwgroup/cvw

    CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, support for A, B, C, D, F, M and Q extensions, and optional cache…

    Assembly